linux-loongson/tools/perf/pmu-events/arch/riscv/thead/c900-legacy/cache.json
Inochi Amaoto 7340c6df49 perf vendor events riscv: add T-HEAD C9xx JSON file
Add JSON file of T-HEAD C9xx series events.

The event idx (raw value) is summary as following:

event id range   | support cpu
 0x01 - 0x2a     |  c906,c910,c920

The event ids are based on the public document of T-HEAD and cover the
c900 series.

These events are the max that c900 series support.  Since T-HEAD let
manufacturers decide whether events are usable, the final support of the
perf events is determined by the pmu node of the soc dtb.

Signed-off-by: Inochi Amaoto <inochiama@outlook.com>
Tested-by: Guo Ren <guoren@kernel.org>
Acked-by: Palmer Dabbelt <palmer@rivosinc.com>
Cc: Adrian Hunter <adrian.hunter@intel.com>
Cc: Albert Ou <aou@eecs.berkeley.edu>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Chen Wang <unicorn_wang@outlook.com>
Cc: Ian Rogers <irogers@google.com>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Jiri Olsa <jolsa@kernel.org>
Cc: Jisheng Zhang <jszhang@kernel.org>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Paul Walmsley <paul.walmsley@sifive.com>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Wei Fu <wefu@redhat.com>
Cc: linux-riscv@lists.infradead.org
Link: https://lore.kernel.org/r/IA1PR20MB495325FCF603BAA841E29281BBBAA@IA1PR20MB4953.namprd20.prod.outlook.com
Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
2023-11-27 15:53:33 -03:00

68 lines
1.6 KiB
JSON

[
{
"EventName": "L1_ICACHE_ACCESS",
"EventCode": "0x00000001",
"BriefDescription": "L1 instruction cache access"
},
{
"EventName": "L1_ICACHE_MISS",
"EventCode": "0x00000002",
"BriefDescription": "L1 instruction cache miss"
},
{
"EventName": "ITLB_MISS",
"EventCode": "0x00000003",
"BriefDescription": "I-UTLB miss"
},
{
"EventName": "DTLB_MISS",
"EventCode": "0x00000004",
"BriefDescription": "D-UTLB miss"
},
{
"EventName": "JTLB_MISS",
"EventCode": "0x00000005",
"BriefDescription": "JTLB miss"
},
{
"EventName": "L1_DCACHE_READ_ACCESS",
"EventCode": "0x0000000c",
"BriefDescription": "L1 data cache read access"
},
{
"EventName": "L1_DCACHE_READ_MISS",
"EventCode": "0x0000000d",
"BriefDescription": "L1 data cache read miss"
},
{
"EventName": "L1_DCACHE_WRITE_ACCESS",
"EventCode": "0x0000000e",
"BriefDescription": "L1 data cache write access"
},
{
"EventName": "L1_DCACHE_WRITE_MISS",
"EventCode": "0x0000000f",
"BriefDescription": "L1 data cache write miss"
},
{
"EventName": "LL_CACHE_READ_ACCESS",
"EventCode": "0x00000010",
"BriefDescription": "LL Cache read access"
},
{
"EventName": "LL_CACHE_READ_MISS",
"EventCode": "0x00000011",
"BriefDescription": "LL Cache read miss"
},
{
"EventName": "LL_CACHE_WRITE_ACCESS",
"EventCode": "0x00000012",
"BriefDescription": "LL Cache write access"
},
{
"EventName": "LL_CACHE_WRITE_MISS",
"EventCode": "0x00000013",
"BriefDescription": "LL Cache write miss"
}
]