mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-09-01 15:14:52 +00:00
b09cc758bc
Add overlay to enable the PCIE0 instance of PCIe on AM69-SK in Endpoint mode of operation. Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com> Link: https://lore.kernel.org/r/20241205105041.749576-5-s-vadapalli@ti.com Signed-off-by: Nishanth Menon <nm@ti.com>
54 lines
1.3 KiB
Plaintext
54 lines
1.3 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-only OR MIT
|
|
/**
|
|
* DT Overlay for enabling PCIE0 instances of PCIe in Endpoint Configuration
|
|
* on AM69-SK.
|
|
*
|
|
* AM69-SK Product Link: https://www.ti.com/tool/SK-AM69
|
|
*
|
|
* Copyright (C) 2024 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
/dts-v1/;
|
|
/plugin/;
|
|
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/soc/ti,sci_pm_domain.h>
|
|
|
|
#include "k3-pinctrl.h"
|
|
|
|
/*
|
|
* Since Root Complex and Endpoint modes are mutually exclusive
|
|
* disable Root Complex mode.
|
|
*/
|
|
&pcie0_rc {
|
|
status = "disabled";
|
|
};
|
|
|
|
&cbass_main {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
interrupt-parent = <&gic500>;
|
|
|
|
pcie0_ep: pcie-ep@2900000 {
|
|
compatible = "ti,j784s4-pcie-ep";
|
|
reg = <0x00 0x02900000 0x00 0x1000>,
|
|
<0x00 0x02907000 0x00 0x400>,
|
|
<0x00 0x0d000000 0x00 0x00800000>,
|
|
<0x00 0x10000000 0x00 0x08000000>;
|
|
reg-names = "intd_cfg", "user_cfg", "reg", "mem";
|
|
interrupt-names = "link_state";
|
|
interrupts = <GIC_SPI 318 IRQ_TYPE_EDGE_RISING>;
|
|
max-link-speed = <3>;
|
|
num-lanes = <4>;
|
|
power-domains = <&k3_pds 332 TI_SCI_PD_EXCLUSIVE>;
|
|
clocks = <&k3_clks 332 0>;
|
|
clock-names = "fck";
|
|
max-functions = /bits/ 8 <6>;
|
|
max-virtual-functions = /bits/ 8 <4 4 4 4 0 0>;
|
|
dma-coherent;
|
|
phys = <&serdes1_pcie_link>;
|
|
phy-names = "pcie-phy";
|
|
ti,syscon-pcie-ctrl = <&pcie0_ctrl 0x0>;
|
|
};
|
|
};
|