mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/chenhuacai/linux-loongson
synced 2025-08-28 18:10:32 +00:00
d4627402bd
Previous Refclk of i.MX95 PCIe RC is on when system boot to kernel. But boot firmware change the behavior, it is off when boot. So it must be turned on when it is used. Also it needs be turned off/on for suspend and resume. Add one Refclk for i.MX95 PCIe RC. Increase clocks' maxItems to 5 and keep the same restriction with other compatible string. Link: https://lore.kernel.org/r/20241126075702.4099164-2-hongxing.zhu@nxp.com Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com> Signed-off-by: Krzysztof Wilczyński <kwilczynski@kernel.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
196 lines
4.6 KiB
YAML
196 lines
4.6 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/pci/fsl,imx6q-pcie-ep.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Freescale i.MX6 PCIe Endpoint controller
|
|
|
|
maintainers:
|
|
- Lucas Stach <l.stach@pengutronix.de>
|
|
- Richard Zhu <hongxing.zhu@nxp.com>
|
|
|
|
description: |+
|
|
This PCIe controller is based on the Synopsys DesignWare PCIe IP and
|
|
thus inherits all the common properties defined in snps,dw-pcie-ep.yaml.
|
|
The controller instances are dual mode where in they can work either in
|
|
Root Port mode or Endpoint mode but one at a time.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- fsl,imx8mm-pcie-ep
|
|
- fsl,imx8mq-pcie-ep
|
|
- fsl,imx8mp-pcie-ep
|
|
- fsl,imx8q-pcie-ep
|
|
- fsl,imx95-pcie-ep
|
|
|
|
clocks:
|
|
minItems: 3
|
|
items:
|
|
- description: PCIe bridge clock.
|
|
- description: PCIe bus clock.
|
|
- description: PCIe PHY clock.
|
|
- description: Additional required clock entry for imx6sx-pcie,
|
|
imx6sx-pcie-ep, imx8mq-pcie, imx8mq-pcie-ep.
|
|
|
|
clock-names:
|
|
minItems: 3
|
|
maxItems: 4
|
|
|
|
interrupts:
|
|
items:
|
|
- description: builtin eDMA interrupter.
|
|
|
|
interrupt-names:
|
|
items:
|
|
- const: dma
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- reg-names
|
|
- interrupts
|
|
- interrupt-names
|
|
|
|
allOf:
|
|
- $ref: /schemas/pci/snps,dw-pcie-ep.yaml#
|
|
- $ref: /schemas/pci/fsl,imx6q-pcie-common.yaml#
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- fsl,imx8mm-pcie-ep
|
|
- fsl,imx8mq-pcie-ep
|
|
- fsl,imx8mp-pcie-ep
|
|
then:
|
|
properties:
|
|
reg:
|
|
minItems: 4
|
|
maxItems: 4
|
|
reg-names:
|
|
items:
|
|
- const: dbi
|
|
- const: addr_space
|
|
- const: dbi2
|
|
- const: atu
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- fsl,imx8q-pcie-ep
|
|
then:
|
|
properties:
|
|
reg:
|
|
maxItems: 2
|
|
reg-names:
|
|
items:
|
|
- const: dbi
|
|
- const: addr_space
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- fsl,imx95-pcie-ep
|
|
then:
|
|
properties:
|
|
reg:
|
|
minItems: 6
|
|
maxItems: 6
|
|
reg-names:
|
|
items:
|
|
- const: dbi
|
|
- const: atu
|
|
- const: dbi2
|
|
- const: app
|
|
- const: dma
|
|
- const: addr_space
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- fsl,imx8mq-pcie-ep
|
|
- fsl,imx95-pcie-ep
|
|
then:
|
|
properties:
|
|
clocks:
|
|
minItems: 4
|
|
maxItems: 4
|
|
clock-names:
|
|
items:
|
|
- const: pcie
|
|
- const: pcie_bus
|
|
- const: pcie_phy
|
|
- const: pcie_aux
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- fsl,imx8mm-pcie-ep
|
|
- fsl,imx8mp-pcie-ep
|
|
then:
|
|
properties:
|
|
clocks:
|
|
maxItems: 3
|
|
clock-names:
|
|
items:
|
|
- const: pcie
|
|
- const: pcie_bus
|
|
- const: pcie_aux
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- fsl,imxq-pcie-ep
|
|
then:
|
|
properties:
|
|
clocks:
|
|
maxItems: 3
|
|
clock-names:
|
|
items:
|
|
- const: dbi
|
|
- const: mstr
|
|
- const: slv
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/imx8mp-clock.h>
|
|
#include <dt-bindings/power/imx8mp-power.h>
|
|
#include <dt-bindings/reset/imx8mp-reset.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
pcie_ep: pcie-ep@33800000 {
|
|
compatible = "fsl,imx8mp-pcie-ep";
|
|
reg = <0x33800000 0x100000>,
|
|
<0x18000000 0x8000000>,
|
|
<0x33900000 0x100000>,
|
|
<0x33b00000 0x100000>;
|
|
reg-names = "dbi", "addr_space", "dbi2", "atu";
|
|
clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
|
|
<&clk IMX8MP_CLK_HSIO_AXI>,
|
|
<&clk IMX8MP_CLK_PCIE_ROOT>;
|
|
clock-names = "pcie", "pcie_bus", "pcie_aux";
|
|
assigned-clocks = <&clk IMX8MP_CLK_PCIE_AUX>;
|
|
assigned-clock-rates = <10000000>;
|
|
assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_50M>;
|
|
num-lanes = <1>;
|
|
interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>; /* eDMA */
|
|
interrupt-names = "dma";
|
|
fsl,max-link-speed = <3>;
|
|
power-domains = <&hsio_blk_ctrl IMX8MP_HSIOBLK_PD_PCIE>;
|
|
resets = <&src IMX8MP_RESET_PCIE_CTRL_APPS_EN>,
|
|
<&src IMX8MP_RESET_PCIE_CTRL_APPS_TURNOFF>;
|
|
reset-names = "apps", "turnoff";
|
|
phys = <&pcie_phy>;
|
|
phy-names = "pcie-phy";
|
|
num-ib-windows = <4>;
|
|
num-ob-windows = <4>;
|
|
};
|