mirror of
				https://git.proxmox.com/git/qemu
				synced 2025-10-31 18:19:01 +00:00 
			
		
		
		
	 e2684c0b58
			
		
	
	
		e2684c0b58
		
	
	
	
	
		
			
			Scripted conversion:
  for file in hw/ppc*.[hc] hw/mpc8544_guts.c hw/spapr*.[hc] hw/virtex_ml507.c hw/xics.c; do
    sed -i "s/CPUState/CPUPPCState/g" $file
  done
Signed-off-by: Andreas Färber <afaerber@suse.de>
Acked-by: Anthony Liguori <aliguori@us.ibm.com>
		
	
			
		
			
				
	
	
		
			144 lines
		
	
	
		
			4.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			144 lines
		
	
	
		
			4.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * QEMU PowerPC MPC8544 global util pseudo-device
 | |
|  *
 | |
|  * Copyright (C) 2011 Freescale Semiconductor, Inc. All rights reserved.
 | |
|  *
 | |
|  * Author: Alexander Graf, <alex@csgraf.de>
 | |
|  *
 | |
|  * This is free software; you can redistribute it and/or modify
 | |
|  * it under the terms of  the GNU General  Public License as published by
 | |
|  * the Free Software Foundation;  either version 2 of the  License, or
 | |
|  * (at your option) any later version.
 | |
|  *
 | |
|  * *****************************************************************
 | |
|  *
 | |
|  * The documentation for this device is noted in the MPC8544 documentation,
 | |
|  * file name "MPC8544ERM.pdf". You can easily find it on the web.
 | |
|  *
 | |
|  */
 | |
| 
 | |
| #include "hw.h"
 | |
| #include "sysemu.h"
 | |
| #include "sysbus.h"
 | |
| 
 | |
| #define MPC8544_GUTS_MMIO_SIZE        0x1000
 | |
| #define MPC8544_GUTS_RSTCR_RESET      0x02
 | |
| 
 | |
| #define MPC8544_GUTS_ADDR_PORPLLSR    0x00
 | |
| #define MPC8544_GUTS_ADDR_PORBMSR     0x04
 | |
| #define MPC8544_GUTS_ADDR_PORIMPSCR   0x08
 | |
| #define MPC8544_GUTS_ADDR_PORDEVSR    0x0C
 | |
| #define MPC8544_GUTS_ADDR_PORDBGMSR   0x10
 | |
| #define MPC8544_GUTS_ADDR_PORDEVSR2   0x14
 | |
| #define MPC8544_GUTS_ADDR_GPPORCR     0x20
 | |
| #define MPC8544_GUTS_ADDR_GPIOCR      0x30
 | |
| #define MPC8544_GUTS_ADDR_GPOUTDR     0x40
 | |
| #define MPC8544_GUTS_ADDR_GPINDR      0x50
 | |
| #define MPC8544_GUTS_ADDR_PMUXCR      0x60
 | |
| #define MPC8544_GUTS_ADDR_DEVDISR     0x70
 | |
| #define MPC8544_GUTS_ADDR_POWMGTCSR   0x80
 | |
| #define MPC8544_GUTS_ADDR_MCPSUMR     0x90
 | |
| #define MPC8544_GUTS_ADDR_RSTRSCR     0x94
 | |
| #define MPC8544_GUTS_ADDR_PVR         0xA0
 | |
| #define MPC8544_GUTS_ADDR_SVR         0xA4
 | |
| #define MPC8544_GUTS_ADDR_RSTCR       0xB0
 | |
| #define MPC8544_GUTS_ADDR_IOVSELSR    0xC0
 | |
| #define MPC8544_GUTS_ADDR_DDRCSR      0xB20
 | |
| #define MPC8544_GUTS_ADDR_DDRCDR      0xB24
 | |
| #define MPC8544_GUTS_ADDR_DDRCLKDR    0xB28
 | |
| #define MPC8544_GUTS_ADDR_CLKOCR      0xE00
 | |
| #define MPC8544_GUTS_ADDR_SRDS1CR1    0xF04
 | |
| #define MPC8544_GUTS_ADDR_SRDS2CR1    0xF10
 | |
| #define MPC8544_GUTS_ADDR_SRDS2CR3    0xF18
 | |
| 
 | |
| struct GutsState {
 | |
|     SysBusDevice busdev;
 | |
|     MemoryRegion iomem;
 | |
| };
 | |
| 
 | |
| typedef struct GutsState GutsState;
 | |
| 
 | |
| static uint64_t mpc8544_guts_read(void *opaque, target_phys_addr_t addr,
 | |
|                                   unsigned size)
 | |
| {
 | |
|     uint32_t value = 0;
 | |
|     CPUPPCState *env = cpu_single_env;
 | |
| 
 | |
|     addr &= MPC8544_GUTS_MMIO_SIZE - 1;
 | |
|     switch (addr) {
 | |
|     case MPC8544_GUTS_ADDR_PVR:
 | |
|         value = env->spr[SPR_PVR];
 | |
|         break;
 | |
|     case MPC8544_GUTS_ADDR_SVR:
 | |
|         value = env->spr[SPR_E500_SVR];
 | |
|         break;
 | |
|     default:
 | |
|         fprintf(stderr, "guts: Unknown register read: %x\n", (int)addr);
 | |
|         break;
 | |
|     }
 | |
| 
 | |
|     return value;
 | |
| }
 | |
| 
 | |
| static void mpc8544_guts_write(void *opaque, target_phys_addr_t addr,
 | |
|                                uint64_t value, unsigned size)
 | |
| {
 | |
|     addr &= MPC8544_GUTS_MMIO_SIZE - 1;
 | |
| 
 | |
|     switch (addr) {
 | |
|     case MPC8544_GUTS_ADDR_RSTCR:
 | |
|         if (value & MPC8544_GUTS_RSTCR_RESET) {
 | |
|             qemu_system_reset_request();
 | |
|         }
 | |
|         break;
 | |
|     default:
 | |
|         fprintf(stderr, "guts: Unknown register write: %x = %x\n",
 | |
|                 (int)addr, (unsigned)value);
 | |
|         break;
 | |
|     }
 | |
| }
 | |
| 
 | |
| static const MemoryRegionOps mpc8544_guts_ops = {
 | |
|     .read = mpc8544_guts_read,
 | |
|     .write = mpc8544_guts_write,
 | |
|     .endianness = DEVICE_BIG_ENDIAN,
 | |
|     .valid = {
 | |
|         .min_access_size = 4,
 | |
|         .max_access_size = 4,
 | |
|     },
 | |
| };
 | |
| 
 | |
| static int mpc8544_guts_initfn(SysBusDevice *dev)
 | |
| {
 | |
|     GutsState *s;
 | |
| 
 | |
|     s = FROM_SYSBUS(GutsState, sysbus_from_qdev(dev));
 | |
| 
 | |
|     memory_region_init_io(&s->iomem, &mpc8544_guts_ops, s,
 | |
|                           "mpc6544.guts", MPC8544_GUTS_MMIO_SIZE);
 | |
|     sysbus_init_mmio(dev, &s->iomem);
 | |
| 
 | |
|     return 0;
 | |
| }
 | |
| 
 | |
| static void mpc8544_guts_class_init(ObjectClass *klass, void *data)
 | |
| {
 | |
|     SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass);
 | |
| 
 | |
|     k->init = mpc8544_guts_initfn;
 | |
| }
 | |
| 
 | |
| static TypeInfo mpc8544_guts_info = {
 | |
|     .name          = "mpc8544-guts",
 | |
|     .parent        = TYPE_SYS_BUS_DEVICE,
 | |
|     .instance_size = sizeof(GutsState),
 | |
|     .class_init    = mpc8544_guts_class_init,
 | |
| };
 | |
| 
 | |
| static void mpc8544_guts_register_types(void)
 | |
| {
 | |
|     type_register_static(&mpc8544_guts_info);
 | |
| }
 | |
| 
 | |
| type_init(mpc8544_guts_register_types)
 |