mirror of
				https://git.proxmox.com/git/qemu
				synced 2025-10-31 15:09:27 +00:00 
			
		
		
		
	 05b922dd0a
			
		
	
	
		05b922dd0a
		
	
	
	
	
		
			
			On ARM, in Thumb mode r7 is used for the framepointer; this meant that we would fail to compile in debug mode because we were using r7 for TCG_AREG0. Shift to r6 instead to avoid this clash. (Bug reported as LP:870990.) Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Andrzej Zaborowski <andrew.zaborowski@intel.com>
		
			
				
	
	
		
			71 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			71 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  *  dyngen defines for micro operation code
 | |
|  *
 | |
|  *  Copyright (c) 2003 Fabrice Bellard
 | |
|  *
 | |
|  * This library is free software; you can redistribute it and/or
 | |
|  * modify it under the terms of the GNU Lesser General Public
 | |
|  * License as published by the Free Software Foundation; either
 | |
|  * version 2 of the License, or (at your option) any later version.
 | |
|  *
 | |
|  * This library is distributed in the hope that it will be useful,
 | |
|  * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 | |
|  * Lesser General Public License for more details.
 | |
|  *
 | |
|  * You should have received a copy of the GNU Lesser General Public
 | |
|  * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 | |
|  */
 | |
| #if !defined(__DYNGEN_EXEC_H__)
 | |
| #define __DYNGEN_EXEC_H__
 | |
| 
 | |
| #if defined(CONFIG_TCG_INTERPRETER)
 | |
| /* The TCG interpreter does not need a special register AREG0,
 | |
|  * but it is possible to use one by defining AREG0.
 | |
|  * On i386, register edi seems to work. */
 | |
| /* Run without special register AREG0 or use a value defined elsewhere. */
 | |
| #elif defined(__i386__)
 | |
| #define AREG0 "ebp"
 | |
| #elif defined(__x86_64__)
 | |
| #define AREG0 "r14"
 | |
| #elif defined(_ARCH_PPC)
 | |
| #define AREG0 "r27"
 | |
| #elif defined(__arm__)
 | |
| #define AREG0 "r6"
 | |
| #elif defined(__hppa__)
 | |
| #define AREG0 "r17"
 | |
| #elif defined(__mips__)
 | |
| #define AREG0 "s0"
 | |
| #elif defined(__sparc__)
 | |
| #ifdef CONFIG_SOLARIS
 | |
| #define AREG0 "g2"
 | |
| #else
 | |
| #ifdef __sparc_v9__
 | |
| #define AREG0 "g5"
 | |
| #else
 | |
| #define AREG0 "g6"
 | |
| #endif
 | |
| #endif
 | |
| #elif defined(__s390__)
 | |
| #define AREG0 "r10"
 | |
| #elif defined(__alpha__)
 | |
| /* Note $15 is the frame pointer, so anything in op-i386.c that would
 | |
|    require a frame pointer, like alloca, would probably loose.  */
 | |
| #define AREG0 "$15"
 | |
| #elif defined(__mc68000)
 | |
| #define AREG0 "%a5"
 | |
| #elif defined(__ia64__)
 | |
| #define AREG0 "r7"
 | |
| #else
 | |
| #error unsupported CPU
 | |
| #endif
 | |
| 
 | |
| #if defined(AREG0)
 | |
| register CPUState *env asm(AREG0);
 | |
| #else
 | |
| /* TODO: Try env = cpu_single_env. */
 | |
| extern CPUState *env;
 | |
| #endif
 | |
| 
 | |
| #endif /* !defined(__DYNGEN_EXEC_H__) */
 |