mirror of
https://git.proxmox.com/git/qemu
synced 2025-10-31 04:08:56 +00:00
a875711af9
This tests PAM settings for the i440fx. This test does a lot of byte MMIO which is fairly slow with qtest today. But the test does complete in under 2 seconds. We don't fully emulate PAM largely because of limitations with KVM so we #if 0 that part of the test case. Signed-off-by: Anthony Liguori <aliguori@us.ibm.com> Message-id: 1366123521-4330-7-git-send-email-aliguori@us.ibm.com
286 lines
8.3 KiB
C
286 lines
8.3 KiB
C
/*
|
|
* qtest I440FX test case
|
|
*
|
|
* Copyright IBM, Corp. 2012-2013
|
|
*
|
|
* Authors:
|
|
* Anthony Liguori <aliguori@us.ibm.com>
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
* See the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#include "libqos/pci.h"
|
|
#include "libqos/pci-pc.h"
|
|
#include "libqtest.h"
|
|
|
|
#include "hw/pci/pci_regs.h"
|
|
|
|
#include <glib.h>
|
|
#include <string.h>
|
|
|
|
#define BROKEN 1
|
|
|
|
#define ARRAY_SIZE(array) (sizeof(array) / sizeof((array)[0]))
|
|
|
|
typedef struct TestData
|
|
{
|
|
int num_cpus;
|
|
QPCIBus *bus;
|
|
} TestData;
|
|
|
|
static void test_i440fx_defaults(gconstpointer opaque)
|
|
{
|
|
const TestData *s = opaque;
|
|
QPCIDevice *dev;
|
|
uint32_t value;
|
|
|
|
dev = qpci_device_find(s->bus, QPCI_DEVFN(0, 0));
|
|
g_assert(dev != NULL);
|
|
|
|
/* 3.2.2 */
|
|
g_assert_cmpint(qpci_config_readw(dev, PCI_VENDOR_ID), ==, 0x8086);
|
|
/* 3.2.3 */
|
|
g_assert_cmpint(qpci_config_readw(dev, PCI_DEVICE_ID), ==, 0x1237);
|
|
#ifndef BROKEN
|
|
/* 3.2.4 */
|
|
g_assert_cmpint(qpci_config_readw(dev, PCI_COMMAND), ==, 0x0006);
|
|
/* 3.2.5 */
|
|
g_assert_cmpint(qpci_config_readw(dev, PCI_STATUS), ==, 0x0280);
|
|
#endif
|
|
/* 3.2.7 */
|
|
g_assert_cmpint(qpci_config_readb(dev, PCI_CLASS_PROG), ==, 0x00);
|
|
g_assert_cmpint(qpci_config_readw(dev, PCI_CLASS_DEVICE), ==, 0x0600);
|
|
/* 3.2.8 */
|
|
g_assert_cmpint(qpci_config_readb(dev, PCI_LATENCY_TIMER), ==, 0x00);
|
|
/* 3.2.9 */
|
|
g_assert_cmpint(qpci_config_readb(dev, PCI_HEADER_TYPE), ==, 0x00);
|
|
/* 3.2.10 */
|
|
g_assert_cmpint(qpci_config_readb(dev, PCI_BIST), ==, 0x00);
|
|
|
|
/* 3.2.11 */
|
|
value = qpci_config_readw(dev, 0x50); /* PMCCFG */
|
|
if (s->num_cpus == 1) { /* WPE */
|
|
g_assert(!(value & (1 << 15)));
|
|
} else {
|
|
g_assert((value & (1 << 15)));
|
|
}
|
|
|
|
g_assert(!(value & (1 << 6))); /* EPTE */
|
|
|
|
/* 3.2.12 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x52), ==, 0x00); /* DETURBO */
|
|
/* 3.2.13 */
|
|
#ifndef BROKEN
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x53), ==, 0x80); /* DBC */
|
|
#endif
|
|
/* 3.2.14 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x54), ==, 0x00); /* AXC */
|
|
/* 3.2.15 */
|
|
g_assert_cmpint(qpci_config_readw(dev, 0x55), ==, 0x0000); /* DRT */
|
|
#ifndef BROKEN
|
|
/* 3.2.16 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x57), ==, 0x01); /* DRAMC */
|
|
/* 3.2.17 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x58), ==, 0x10); /* DRAMT */
|
|
#endif
|
|
/* 3.2.18 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x59), ==, 0x00); /* PAM0 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x5A), ==, 0x00); /* PAM1 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x5B), ==, 0x00); /* PAM2 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x5C), ==, 0x00); /* PAM3 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x5D), ==, 0x00); /* PAM4 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x5E), ==, 0x00); /* PAM5 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x5F), ==, 0x00); /* PAM6 */
|
|
#ifndef BROKEN
|
|
/* 3.2.19 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x60), ==, 0x01); /* DRB0 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x61), ==, 0x01); /* DRB1 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x62), ==, 0x01); /* DRB2 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x63), ==, 0x01); /* DRB3 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x64), ==, 0x01); /* DRB4 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x65), ==, 0x01); /* DRB5 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x66), ==, 0x01); /* DRB6 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x67), ==, 0x01); /* DRB7 */
|
|
#endif
|
|
/* 3.2.20 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x68), ==, 0x00); /* FDHC */
|
|
/* 3.2.21 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x70), ==, 0x00); /* MTT */
|
|
#ifndef BROKEN
|
|
/* 3.2.22 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x71), ==, 0x10); /* CLT */
|
|
#endif
|
|
/* 3.2.23 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x72), ==, 0x02); /* SMRAM */
|
|
/* 3.2.24 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x90), ==, 0x00); /* ERRCMD */
|
|
/* 3.2.25 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x91), ==, 0x00); /* ERRSTS */
|
|
/* 3.2.26 */
|
|
g_assert_cmpint(qpci_config_readb(dev, 0x93), ==, 0x00); /* TRC */
|
|
}
|
|
|
|
#define PAM_RE 1
|
|
#define PAM_WE 2
|
|
|
|
static void pam_set(QPCIDevice *dev, int index, int flags)
|
|
{
|
|
int regno = 0x59 + (index / 2);
|
|
uint8_t reg;
|
|
|
|
reg = qpci_config_readb(dev, regno);
|
|
if (index & 1) {
|
|
reg = (reg & 0x0F) | (flags << 4);
|
|
} else {
|
|
reg = (reg & 0xF0) | flags;
|
|
}
|
|
qpci_config_writeb(dev, regno, reg);
|
|
}
|
|
|
|
static gboolean verify_area(uint32_t start, uint32_t end, uint8_t value)
|
|
{
|
|
uint32_t size = end - start + 1;
|
|
gboolean ret = TRUE;
|
|
uint8_t *data;
|
|
int i;
|
|
|
|
data = g_malloc0(size);
|
|
memread(start, data, size);
|
|
|
|
g_test_message("verify_area: data[0] = 0x%x", data[0]);
|
|
|
|
for (i = 0; i < size; i++) {
|
|
if (data[i] != value) {
|
|
ret = FALSE;
|
|
break;
|
|
}
|
|
}
|
|
|
|
g_free(data);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void write_area(uint32_t start, uint32_t end, uint8_t value)
|
|
{
|
|
uint32_t size = end - start + 1;
|
|
uint8_t *data;
|
|
|
|
data = g_malloc0(size);
|
|
memset(data, value, size);
|
|
memwrite(start, data, size);
|
|
|
|
g_free(data);
|
|
}
|
|
|
|
static void test_i440fx_pam(gconstpointer opaque)
|
|
{
|
|
const TestData *s = opaque;
|
|
QPCIDevice *dev;
|
|
int i;
|
|
static struct {
|
|
uint32_t start;
|
|
uint32_t end;
|
|
} pam_area[] = {
|
|
{ 0, 0 }, /* Reserved */
|
|
{ 0xF0000, 0xFFFFF }, /* BIOS Area */
|
|
{ 0xC0000, 0xC3FFF }, /* Option ROM */
|
|
{ 0xC4000, 0xC7FFF }, /* Option ROM */
|
|
{ 0xC8000, 0xCBFFF }, /* Option ROM */
|
|
{ 0xCC000, 0xCFFFF }, /* Option ROM */
|
|
{ 0xD0000, 0xD3FFF }, /* Option ROM */
|
|
{ 0xD4000, 0xD7FFF }, /* Option ROM */
|
|
{ 0xD8000, 0xDBFFF }, /* Option ROM */
|
|
{ 0xDC000, 0xDFFFF }, /* Option ROM */
|
|
{ 0xE0000, 0xE3FFF }, /* BIOS Extension */
|
|
{ 0xE4000, 0xE7FFF }, /* BIOS Extension */
|
|
{ 0xE8000, 0xEBFFF }, /* BIOS Extension */
|
|
{ 0xEC000, 0xEFFFF }, /* BIOS Extension */
|
|
};
|
|
|
|
dev = qpci_device_find(s->bus, QPCI_DEVFN(0, 0));
|
|
g_assert(dev != NULL);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(pam_area); i++) {
|
|
if (pam_area[i].start == pam_area[i].end) {
|
|
continue;
|
|
}
|
|
|
|
g_test_message("Checking area 0x%05x..0x%05x",
|
|
pam_area[i].start, pam_area[i].end);
|
|
/* Switch to RE for the area */
|
|
pam_set(dev, i, PAM_RE);
|
|
/* Verify the RAM is all zeros */
|
|
g_assert(verify_area(pam_area[i].start, pam_area[i].end, 0));
|
|
|
|
/* Switch to WE for the area */
|
|
pam_set(dev, i, PAM_RE | PAM_WE);
|
|
/* Write out a non-zero mask to the full area */
|
|
write_area(pam_area[i].start, pam_area[i].end, 0x42);
|
|
|
|
#ifndef BROKEN
|
|
/* QEMU only supports a limited form of PAM */
|
|
|
|
/* Switch to !RE for the area */
|
|
pam_set(dev, i, PAM_WE);
|
|
/* Verify the area is not our mask */
|
|
g_assert(!verify_area(pam_area[i].start, pam_area[i].end, 0x42));
|
|
#endif
|
|
|
|
/* Verify the area is our new mask */
|
|
g_assert(verify_area(pam_area[i].start, pam_area[i].end, 0x42));
|
|
|
|
/* Write out a new mask */
|
|
write_area(pam_area[i].start, pam_area[i].end, 0x82);
|
|
|
|
#ifndef BROKEN
|
|
/* QEMU only supports a limited form of PAM */
|
|
|
|
/* Verify the area is not our mask */
|
|
g_assert(!verify_area(pam_area[i].start, pam_area[i].end, 0x82));
|
|
|
|
/* Switch to RE for the area */
|
|
pam_set(dev, i, PAM_RE | PAM_WE);
|
|
#endif
|
|
/* Verify the area is our new mask */
|
|
g_assert(verify_area(pam_area[i].start, pam_area[i].end, 0x82));
|
|
|
|
/* Reset area */
|
|
pam_set(dev, i, 0);
|
|
|
|
/* Verify the area is not our new mask */
|
|
g_assert(!verify_area(pam_area[i].start, pam_area[i].end, 0x82));
|
|
}
|
|
}
|
|
|
|
int main(int argc, char **argv)
|
|
{
|
|
QTestState *s;
|
|
TestData data;
|
|
char *cmdline;
|
|
int ret;
|
|
|
|
g_test_init(&argc, &argv, NULL);
|
|
|
|
data.num_cpus = 1;
|
|
|
|
cmdline = g_strdup_printf("-display none -smp %d", data.num_cpus);
|
|
s = qtest_start(cmdline);
|
|
g_free(cmdline);
|
|
|
|
data.bus = qpci_init_pc();
|
|
|
|
g_test_add_data_func("/i440fx/defaults", &data, test_i440fx_defaults);
|
|
g_test_add_data_func("/i440fx/pam", &data, test_i440fx_pam);
|
|
|
|
|
|
ret = g_test_run();
|
|
|
|
if (s) {
|
|
qtest_quit(s);
|
|
}
|
|
|
|
return ret;
|
|
}
|