mirror of
https://git.proxmox.com/git/qemu
synced 2025-08-16 02:40:56 +00:00
ARM: fix usad8 and usada8 usage of registers (Mans Rullgard).
This fixes the destination and accumulator registers for the usad8 and usada8 instructions. Signed-off-by: Mans Rullgard <mans@mansr.com> Signed-off-by: Andrzej Zaborowski <andrew.zaborowski@intel.com> git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5912 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
parent
662bbadd35
commit
ded9d29547
@ -6556,12 +6556,12 @@ static void disas_arm_insn(CPUState * env, DisasContext *s)
|
|||||||
tmp2 = load_reg(s, rs);
|
tmp2 = load_reg(s, rs);
|
||||||
gen_helper_usad8(tmp, tmp, tmp2);
|
gen_helper_usad8(tmp, tmp, tmp2);
|
||||||
dead_tmp(tmp2);
|
dead_tmp(tmp2);
|
||||||
if (rn != 15) {
|
if (rd != 15) {
|
||||||
tmp2 = load_reg(s, rn);
|
tmp2 = load_reg(s, rd);
|
||||||
tcg_gen_add_i32(tmp, tmp, tmp2);
|
tcg_gen_add_i32(tmp, tmp, tmp2);
|
||||||
dead_tmp(tmp2);
|
dead_tmp(tmp2);
|
||||||
}
|
}
|
||||||
store_reg(s, rd, tmp);
|
store_reg(s, rn, tmp);
|
||||||
break;
|
break;
|
||||||
case 0x20: case 0x24: case 0x28: case 0x2c:
|
case 0x20: case 0x24: case 0x28: case 0x2c:
|
||||||
/* Bitfield insert/clear. */
|
/* Bitfield insert/clear. */
|
||||||
|
Loading…
Reference in New Issue
Block a user