proxmox-mirrors/qemu
1
0
Fork 0
mirror of https://git.proxmox.com/git/qemu synced 2025-06-22 14:13:00 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Merge remote branch 'origin/master' into pci

Browse Source
This commit is contained in:
Michael S. Tsirkin 2011-01-12 17:39:36 +02:00
commit c2e08bddcd
5 changed files with 50 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
cris-dis.c
View File

@ -2767,7 +2767,6 @@ print_insn_cris_generic (bfd_vma memaddr,
} }
/* Disassemble, prefixing register names with `$'. CRIS v0..v10. */ /* Disassemble, prefixing register names with `$'. CRIS v0..v10. */
#if 0
static int static int
print_insn_cris_with_register_prefix (bfd_vma vma, print_insn_cris_with_register_prefix (bfd_vma vma,
disassemble_info *info) disassemble_info *info)
@ -2777,7 +2776,6 @@ print_insn_cris_with_register_prefix (bfd_vma vma,
return -1; return -1;
return print_insn_cris_generic (vma, info, true); return print_insn_cris_generic (vma, info, true);
} }
#endif
/* Disassemble, prefixing register names with `$'. CRIS v32. */ /* Disassemble, prefixing register names with `$'. CRIS v32. */
static int static int
@ -2842,6 +2840,13 @@ print_insn_crisv10_v32_without_register_prefix (bfd_vma vma,
} }
#endif #endif
int
print_insn_crisv10 (bfd_vma vma,
disassemble_info *info)
{
return print_insn_cris_with_register_prefix(vma, info);
}
int int
print_insn_crisv32 (bfd_vma vma, print_insn_crisv32 (bfd_vma vma,
disassemble_info *info) disassemble_info *info)

1
dis-asm.h
View File

@ -397,6 +397,7 @@ extern int print_insn_tic30 (bfd_vma, disassemble_info*);
extern int print_insn_ppc (bfd_vma, disassemble_info*); extern int print_insn_ppc (bfd_vma, disassemble_info*);
extern int print_insn_s390 (bfd_vma, disassemble_info*); extern int print_insn_s390 (bfd_vma, disassemble_info*);
extern int print_insn_crisv32 (bfd_vma, disassemble_info*); extern int print_insn_crisv32 (bfd_vma, disassemble_info*);
extern int print_insn_crisv10 (bfd_vma, disassemble_info*);
extern int print_insn_microblaze (bfd_vma, disassemble_info*); extern int print_insn_microblaze (bfd_vma, disassemble_info*);
extern int print_insn_ia64 (bfd_vma, disassemble_info*); extern int print_insn_ia64 (bfd_vma, disassemble_info*);

5
disas.c
View File

@ -208,8 +208,13 @@ void target_disas(FILE *out, target_ulong code, target_ulong size, int flags)
disasm_info.mach = bfd_mach_alpha; disasm_info.mach = bfd_mach_alpha;
print_insn = print_insn_alpha; print_insn = print_insn_alpha;
#elif defined(TARGET_CRIS) #elif defined(TARGET_CRIS)
if (flags != 32) {
disasm_info.mach = bfd_mach_cris_v0_v10;
print_insn = print_insn_crisv10;
} else {
disasm_info.mach = bfd_mach_cris_v32; disasm_info.mach = bfd_mach_cris_v32;
print_insn = print_insn_crisv32; print_insn = print_insn_crisv32;
}
#elif defined(TARGET_MICROBLAZE) #elif defined(TARGET_MICROBLAZE)
disasm_info.mach = bfd_arch_microblaze; disasm_info.mach = bfd_arch_microblaze;
print_insn = print_insn_microblaze; print_insn = print_insn_microblaze;

35
target-cris/translate.c
View File

@ -122,7 +122,8 @@ typedef struct DisasContext {
#define JMP_NOJMP 0 #define JMP_NOJMP 0
#define JMP_DIRECT 1 #define JMP_DIRECT 1
#define JMP_INDIRECT 2 #define JMP_DIRECT_CC 2
#define JMP_INDIRECT 3
int jmp; /* 0=nojmp, 1=direct, 2=indirect. */ int jmp; /* 0=nojmp, 1=direct, 2=indirect. */
uint32_t jmp_pc; uint32_t jmp_pc;
@ -1127,7 +1128,7 @@ static void gen_tst_cc (DisasContext *dc, TCGv cc, int cond)
static void cris_store_direct_jmp(DisasContext *dc) static void cris_store_direct_jmp(DisasContext *dc)
{ {
/* Store the direct jmp state into the cpu-state. */ /* Store the direct jmp state into the cpu-state. */
if (dc->jmp == JMP_DIRECT) { if (dc->jmp == JMP_DIRECT || dc->jmp == JMP_DIRECT_CC) {
tcg_gen_movi_tl(env_btarget, dc->jmp_pc); tcg_gen_movi_tl(env_btarget, dc->jmp_pc);
dc->jmp = JMP_INDIRECT; dc->jmp = JMP_INDIRECT;
} }
@ -1139,7 +1140,7 @@ static void cris_prepare_cc_branch (DisasContext *dc,
/* This helps us re-schedule the micro-code to insns in delay-slots /* This helps us re-schedule the micro-code to insns in delay-slots
before the actual jump. */ before the actual jump. */
dc->delayed_branch = 2; dc->delayed_branch = 2;
dc->jmp = JMP_DIRECT; dc->jmp = JMP_DIRECT_CC;
dc->jmp_pc = dc->pc + offset; dc->jmp_pc = dc->pc + offset;
gen_tst_cc (dc, env_btaken, cond); gen_tst_cc (dc, env_btaken, cond);
@ -1155,7 +1156,9 @@ static inline void cris_prepare_jmp (DisasContext *dc, unsigned int type)
before the actual jump. */ before the actual jump. */
dc->delayed_branch = 2; dc->delayed_branch = 2;
dc->jmp = type; dc->jmp = type;
if (type == JMP_INDIRECT) {
tcg_gen_movi_tl(env_btaken, 1); tcg_gen_movi_tl(env_btaken, 1);
}
} }
static void gen_load64(DisasContext *dc, TCGv_i64 dst, TCGv addr) static void gen_load64(DisasContext *dc, TCGv_i64 dst, TCGv addr)
@ -3182,7 +3185,7 @@ gen_intermediate_code_internal(CPUState *env, TranslationBlock *tb,
{ {
uint16_t *gen_opc_end; uint16_t *gen_opc_end;
uint32_t pc_start; uint32_t pc_start;
unsigned int insn_len, orig_flags; unsigned int insn_len;
int j, lj; int j, lj;
struct DisasContext ctx; struct DisasContext ctx;
struct DisasContext *dc = &ctx; struct DisasContext *dc = &ctx;
@ -3193,10 +3196,13 @@ gen_intermediate_code_internal(CPUState *env, TranslationBlock *tb,
qemu_log_try_set_file(stderr); qemu_log_try_set_file(stderr);
if (env->pregs[PR_VR] == 32) if (env->pregs[PR_VR] == 32) {
dc->decoder = crisv32_decoder; dc->decoder = crisv32_decoder;
else dc->clear_locked_irq = 0;
} else {
dc->decoder = crisv10_decoder; dc->decoder = crisv10_decoder;
dc->clear_locked_irq = 1;
}
/* Odd PC indicates that branch is rexecuting due to exception in the /* Odd PC indicates that branch is rexecuting due to exception in the
* delayslot, like in real hw. * delayslot, like in real hw.
@ -3218,13 +3224,12 @@ gen_intermediate_code_internal(CPUState *env, TranslationBlock *tb,
dc->cc_mask = 0; dc->cc_mask = 0;
dc->update_cc = 0; dc->update_cc = 0;
dc->clear_prefix = 0; dc->clear_prefix = 0;
dc->clear_locked_irq = 1;
cris_update_cc_op(dc, CC_OP_FLAGS, 4); cris_update_cc_op(dc, CC_OP_FLAGS, 4);
dc->cc_size_uptodate = -1; dc->cc_size_uptodate = -1;
/* Decode TB flags. */ /* Decode TB flags. */
orig_flags = dc->tb_flags = tb->flags & (S_FLAG | P_FLAG | U_FLAG \ dc->tb_flags = tb->flags & (S_FLAG | P_FLAG | U_FLAG \
| X_FLAG | PFIX_FLAG); | X_FLAG | PFIX_FLAG);
dc->delayed_branch = !!(tb->flags & 7); dc->delayed_branch = !!(tb->flags & 7);
if (dc->delayed_branch) if (dc->delayed_branch)
@ -3312,7 +3317,14 @@ gen_intermediate_code_internal(CPUState *env, TranslationBlock *tb,
|| (dc->flags_x != (tb->flags & X_FLAG))) { || (dc->flags_x != (tb->flags & X_FLAG))) {
cris_store_direct_jmp(dc); cris_store_direct_jmp(dc);
} }
if (dc->jmp == JMP_DIRECT) {
if (dc->clear_locked_irq) {
dc->clear_locked_irq = 0;
t_gen_mov_env_TN(locked_irq,
tcg_const_tl(0));
}
if (dc->jmp == JMP_DIRECT_CC) {
int l1; int l1;
l1 = gen_new_label(); l1 = gen_new_label();
@ -3326,6 +3338,11 @@ gen_intermediate_code_internal(CPUState *env, TranslationBlock *tb,
gen_goto_tb(dc, 0, dc->pc); gen_goto_tb(dc, 0, dc->pc);
dc->is_jmp = DISAS_TB_JUMP; dc->is_jmp = DISAS_TB_JUMP;
dc->jmp = JMP_NOJMP; dc->jmp = JMP_NOJMP;
} else if (dc->jmp == JMP_DIRECT) {
cris_evaluate_flags(dc);
gen_goto_tb(dc, 0, dc->jmp_pc);
dc->is_jmp = DISAS_TB_JUMP;
dc->jmp = JMP_NOJMP;
} else { } else {
t_gen_cc_jmp(env_btarget, t_gen_cc_jmp(env_btarget,
tcg_const_tl(dc->pc)); tcg_const_tl(dc->pc));

8
target-cris/translate_v10.c
View File

@ -1060,15 +1060,15 @@ static unsigned int dec10_ind(DisasContext *dc)
break; break;
case CRISV10_IND_JUMP_M: case CRISV10_IND_JUMP_M:
if (dc->src == 15) { if (dc->src == 15) {
LOG_DIS("jump.%d %d r%d r%d\n", size, LOG_DIS("jump.%d %d r%d r%d direct\n", size,
dc->opcode, dc->src, dc->dst); dc->opcode, dc->src, dc->dst);
imm = ldl_code(dc->pc + 2); imm = ldl_code(dc->pc + 2);
if (dc->mode == CRISV10_MODE_AUTOINC) if (dc->mode == CRISV10_MODE_AUTOINC)
insn_len += size; insn_len += size;
t_gen_mov_preg_TN(dc, dc->dst, tcg_const_tl(dc->pc + insn_len)); t_gen_mov_preg_TN(dc, dc->dst, tcg_const_tl(dc->pc + insn_len));
tcg_gen_movi_tl(env_btarget, imm); dc->jmp_pc = imm;
cris_prepare_jmp(dc, JMP_INDIRECT); cris_prepare_jmp(dc, JMP_DIRECT);
dc->delayed_branch--; /* v10 has no dslot here. */ dc->delayed_branch--; /* v10 has no dslot here. */
} else { } else {
if (dc->dst == 14) { if (dc->dst == 14) {
@ -1184,8 +1184,10 @@ static unsigned int crisv10_decoder(DisasContext *dc)
if (dc->clear_prefix && dc->tb_flags & PFIX_FLAG) { if (dc->clear_prefix && dc->tb_flags & PFIX_FLAG) {
dc->tb_flags &= ~PFIX_FLAG; dc->tb_flags &= ~PFIX_FLAG;
tcg_gen_andi_tl(cpu_PR[PR_CCS], cpu_PR[PR_CCS], ~PFIX_FLAG); tcg_gen_andi_tl(cpu_PR[PR_CCS], cpu_PR[PR_CCS], ~PFIX_FLAG);
if (dc->tb_flags != dc->tb->flags) {
dc->cpustate_changed = 1; dc->cpustate_changed = 1;
} }
}
/* CRISv10 locks out interrupts on dslots. */ /* CRISv10 locks out interrupts on dslots. */
if (dc->delayed_branch == 2) { if (dc->delayed_branch == 2) {