proxmox-mirrors/qemu
1
0
Fork 0
mirror of https://git.proxmox.com/git/qemu synced 2025-08-09 02:56:42 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

integratorcp: convert icp pic to memory API

Browse Source 
Signed-off-by: Benoit Canet <benoit.canet@gmail.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Avi Kivity <avi@redhat.com>
This commit is contained in:
Benoît Canet 2011-10-17 17:28:27 +02:00 committed by Avi Kivity
parent 71d9bc50ce
commit 61074e46de
1 changed files with 10 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
hw/integratorcp.c
View File

@ -279,6 +279,7 @@ static int integratorcm_init(SysBusDevice *dev)
typedef struct icp_pic_state typedef struct icp_pic_state
{ {
SysBusDevice busdev; SysBusDevice busdev;
MemoryRegion iomem;
uint32_t level; uint32_t level;
uint32_t irq_enabled; uint32_t irq_enabled;
uint32_t fiq_enabled; uint32_t fiq_enabled;
@ -306,7 +307,8 @@ static void icp_pic_set_irq(void *opaque, int irq, int level)
icp_pic_update(s); icp_pic_update(s);
} }
static uint32_t icp_pic_read(void *opaque, target_phys_addr_t offset) static uint64_t icp_pic_read(void *opaque, target_phys_addr_t offset,
unsigned size)
{ {
icp_pic_state *s = (icp_pic_state *)opaque; icp_pic_state *s = (icp_pic_state *)opaque;
@ -335,7 +337,7 @@ static uint32_t icp_pic_read(void *opaque, target_phys_addr_t offset)
} }
static void icp_pic_write(void *opaque, target_phys_addr_t offset, static void icp_pic_write(void *opaque, target_phys_addr_t offset,
uint32_t value) uint64_t value, unsigned size)
{ {
icp_pic_state *s = (icp_pic_state *)opaque; icp_pic_state *s = (icp_pic_state *)opaque;
@ -371,30 +373,21 @@ static void icp_pic_write(void *opaque, target_phys_addr_t offset,
icp_pic_update(s); icp_pic_update(s);
} }
static CPUReadMemoryFunc * const icp_pic_readfn[] = { static const MemoryRegionOps icp_pic_ops = {
icp_pic_read, .read = icp_pic_read,
icp_pic_read, .write = icp_pic_write,
icp_pic_read .endianness = DEVICE_NATIVE_ENDIAN,
};
static CPUWriteMemoryFunc * const icp_pic_writefn[] = {
icp_pic_write,
icp_pic_write,
icp_pic_write
}; };
static int icp_pic_init(SysBusDevice *dev) static int icp_pic_init(SysBusDevice *dev)
{ {
icp_pic_state *s = FROM_SYSBUS(icp_pic_state, dev); icp_pic_state *s = FROM_SYSBUS(icp_pic_state, dev);
int iomemtype;
qdev_init_gpio_in(&dev->qdev, icp_pic_set_irq, 32); qdev_init_gpio_in(&dev->qdev, icp_pic_set_irq, 32);
sysbus_init_irq(dev, &s->parent_irq); sysbus_init_irq(dev, &s->parent_irq);
sysbus_init_irq(dev, &s->parent_fiq); sysbus_init_irq(dev, &s->parent_fiq);
iomemtype = cpu_register_io_memory(icp_pic_readfn, memory_region_init_io(&s->iomem, &icp_pic_ops, s, "icp-pic", 0x00800000);
icp_pic_writefn, s, sysbus_init_mmio_region(dev, &s->iomem);
DEVICE_NATIVE_ENDIAN);
sysbus_init_mmio(dev, 0x00800000, iomemtype);
return 0; return 0;
} }