mirror of
https://git.proxmox.com/git/qemu
synced 2025-08-07 20:26:20 +00:00
tcg-sparc: Fix and enable direct TB chaining.
Signed-off-by: Richard Henderson <rth@twiddle.net>
This commit is contained in:
parent
26adfb759c
commit
5bbd2cae8e
@ -132,9 +132,10 @@ static inline void tlb_flush(CPUArchState *env, int flush_global)
|
|||||||
#define CODE_GEN_AVG_BLOCK_SIZE 64
|
#define CODE_GEN_AVG_BLOCK_SIZE 64
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#if defined(_ARCH_PPC) || defined(__x86_64__) || defined(__arm__) || defined(__i386__)
|
#if defined(__arm__) || defined(_ARCH_PPC) \
|
||||||
#define USE_DIRECT_JUMP
|
|| defined(__x86_64__) || defined(__i386__) \
|
||||||
#elif defined(CONFIG_TCG_INTERPRETER)
|
|| defined(__sparc__) \
|
||||||
|
|| defined(CONFIG_TCG_INTERPRETER)
|
||||||
#define USE_DIRECT_JUMP
|
#define USE_DIRECT_JUMP
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
@ -244,6 +245,8 @@ static inline void tb_set_jmp_target1(uintptr_t jmp_addr, uintptr_t addr)
|
|||||||
__asm __volatile__ ("swi 0x9f0002" : : "r" (_beg), "r" (_end), "r" (_flg));
|
__asm __volatile__ ("swi 0x9f0002" : : "r" (_beg), "r" (_end), "r" (_flg));
|
||||||
#endif
|
#endif
|
||||||
}
|
}
|
||||||
|
#elif defined(__sparc__)
|
||||||
|
void tb_set_jmp_target1(uintptr_t jmp_addr, uintptr_t addr);
|
||||||
#else
|
#else
|
||||||
#error tb_set_jmp_target1 is missing
|
#error tb_set_jmp_target1 is missing
|
||||||
#endif
|
#endif
|
||||||
|
@ -1072,10 +1072,10 @@ static inline void tcg_out_op(TCGContext *s, TCGOpcode opc, const TCGArg *args,
|
|||||||
case INDEX_op_goto_tb:
|
case INDEX_op_goto_tb:
|
||||||
if (s->tb_jmp_offset) {
|
if (s->tb_jmp_offset) {
|
||||||
/* direct jump method */
|
/* direct jump method */
|
||||||
tcg_out_sethi(s, TCG_REG_T1, args[0] & 0xffffe000);
|
uint32_t old_insn = *(uint32_t *)s->code_ptr;
|
||||||
tcg_out32(s, JMPL | INSN_RD(TCG_REG_G0) | INSN_RS1(TCG_REG_T1) |
|
|
||||||
INSN_IMM13((args[0] & 0x1fff)));
|
|
||||||
s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
|
s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
|
||||||
|
/* Make sure to preserve links during retranslation. */
|
||||||
|
tcg_out32(s, CALL | (old_insn & ~INSN_OP(-1)));
|
||||||
} else {
|
} else {
|
||||||
/* indirect jump method */
|
/* indirect jump method */
|
||||||
tcg_out_ld_ptr(s, TCG_REG_T1,
|
tcg_out_ld_ptr(s, TCG_REG_T1,
|
||||||
@ -1595,3 +1595,18 @@ void tcg_register_jit(void *buf, size_t buf_size)
|
|||||||
|
|
||||||
tcg_register_jit_int(buf, buf_size, &debug_frame, sizeof(debug_frame));
|
tcg_register_jit_int(buf, buf_size, &debug_frame, sizeof(debug_frame));
|
||||||
}
|
}
|
||||||
|
|
||||||
|
void tb_set_jmp_target1(uintptr_t jmp_addr, uintptr_t addr)
|
||||||
|
{
|
||||||
|
uint32_t *ptr = (uint32_t *)jmp_addr;
|
||||||
|
tcg_target_long disp = (tcg_target_long)(addr - jmp_addr) >> 2;
|
||||||
|
|
||||||
|
/* We can reach the entire address space for 32-bit. For 64-bit
|
||||||
|
the code_gen_buffer can't be larger than 2GB. */
|
||||||
|
if (TCG_TARGET_REG_BITS == 64 && !check_fit_tl(disp, 30)) {
|
||||||
|
tcg_abort();
|
||||||
|
}
|
||||||
|
|
||||||
|
*ptr = CALL | (disp & 0x3fffffff);
|
||||||
|
flush_icache_range(jmp_addr, jmp_addr + 4);
|
||||||
|
}
|
||||||
|
Loading…
Reference in New Issue
Block a user