proxmox-mirrors/qemu
1
0
Fork 0
mirror of https://git.proxmox.com/git/qemu synced 2025-06-19 21:19:41 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

i8239: Introduce per-PIC output interrupt

Browse Source 
As a first step towards more generic master-slave support, remove
parent_irq in favor of a per-PIC output interrupt line. The slave's
line is attached to IRQ2 of the master, but it remains unused for now.

Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
This commit is contained in:
Jan Kiszka 2011-10-07 09:19:41 +02:00 committed by Blue Swirl
parent 620260174a
commit 2e2b227499
1 changed files with 12 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
hw/i8259.c
View File

@ -58,6 +58,7 @@ typedef struct PicState {
uint8_t single_mode; /* true if slave pic is not initialized */ uint8_t single_mode; /* true if slave pic is not initialized */
uint8_t elcr; /* PIIX edge/trigger selection*/ uint8_t elcr; /* PIIX edge/trigger selection*/
uint8_t elcr_mask; uint8_t elcr_mask;
qemu_irq int_out;
PicState2 *pics_state; PicState2 *pics_state;
MemoryRegion base_io; MemoryRegion base_io;
MemoryRegion elcr_io; MemoryRegion elcr_io;
@ -67,7 +68,6 @@ struct PicState2 {
/* 0 is master pic, 1 is slave pic */ /* 0 is master pic, 1 is slave pic */
/* XXX: better separation between the two pics */ /* XXX: better separation between the two pics */
PicState pics[2]; PicState pics[2];
qemu_irq parent_irq;
void *irq_request_opaque; void *irq_request_opaque;
}; };
@ -148,9 +148,9 @@ static void pic_update_irq(PicState2 *s)
} }
printf("pic: cpu_interrupt\n"); printf("pic: cpu_interrupt\n");
#endif #endif
qemu_irq_raise(s->parent_irq); qemu_irq_raise(s->pics[0].int_out);
} else { } else {
qemu_irq_lower(s->parent_irq); qemu_irq_lower(s->pics[0].int_out);
} }
} }
@ -297,7 +297,7 @@ static void pic_ioport_write(void *opaque, target_phys_addr_t addr64,
/* init */ /* init */
pic_reset(s); pic_reset(s);
/* deassert a pending interrupt */ /* deassert a pending interrupt */
qemu_irq_lower(s->pics_state->parent_irq); qemu_irq_lower(s->pics_state->pics[0].int_out);
s->init_state = 1; s->init_state = 1;
s->init4 = val & 1; s->init4 = val & 1;
s->single_mode = val & 2; s->single_mode = val & 2;
@ -502,8 +502,10 @@ static const MemoryRegionOps pic_elcr_ioport_ops = {
}; };
/* XXX: add generic master/slave system */ /* XXX: add generic master/slave system */
static void pic_init1(int io_addr, int elcr_addr, PicState *s) static void pic_init(int io_addr, int elcr_addr, PicState *s, qemu_irq int_out)
{ {
s->int_out = int_out;
memory_region_init_io(&s->base_io, &pic_base_ioport_ops, s, "pic", 2); memory_region_init_io(&s->base_io, &pic_base_ioport_ops, s, "pic", 2);
memory_region_init_io(&s->elcr_io, &pic_elcr_ioport_ops, s, "elcr", 1); memory_region_init_io(&s->elcr_io, &pic_elcr_ioport_ops, s, "elcr", 1);
@ -553,16 +555,17 @@ void irq_info(Monitor *mon)
qemu_irq *i8259_init(qemu_irq parent_irq) qemu_irq *i8259_init(qemu_irq parent_irq)
{ {
qemu_irq *irqs;
PicState2 *s; PicState2 *s;
s = g_malloc0(sizeof(PicState2)); s = g_malloc0(sizeof(PicState2));
pic_init1(0x20, 0x4d0, &s->pics[0]); irqs = qemu_allocate_irqs(i8259_set_irq, s, 16);
pic_init1(0xa0, 0x4d1, &s->pics[1]); pic_init(0x20, 0x4d0, &s->pics[0], parent_irq);
pic_init(0xa0, 0x4d1, &s->pics[1], irqs[2]);
s->pics[0].elcr_mask = 0xf8; s->pics[0].elcr_mask = 0xf8;
s->pics[1].elcr_mask = 0xde; s->pics[1].elcr_mask = 0xde;
s->parent_irq = parent_irq;
s->pics[0].pics_state = s; s->pics[0].pics_state = s;
s->pics[1].pics_state = s; s->pics[1].pics_state = s;
isa_pic = s; isa_pic = s;
return qemu_allocate_irqs(i8259_set_irq, s, 16); return irqs;
} }