proxmox-mirrors/qemu
1
0
Fork 0
mirror of https://git.proxmox.com/git/qemu synced 2025-08-07 01:45:19 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

bonito: convert north bridge pci config to memory API

Browse Source 
Signed-off-by: Benoît Canet <benoit.canet@gmail.com>
Signed-off-by: Avi Kivity <avi@redhat.com>
This commit is contained in:
Benoît Canet 2011-11-24 14:31:19 +01:00 committed by Avi Kivity
parent 89200979aa
commit 183e1d40db
1 changed files with 15 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

37
hw/bonito.c
View File

@ -203,10 +203,6 @@ typedef struct PCIBonitoState
/* Bonito registers */ /* Bonito registers */
MemoryRegion iomem; MemoryRegion iomem;
target_phys_addr_t bonito_pciconf_start;
target_phys_addr_t bonito_pciconf_length;
int bonito_pciconf_handle;
target_phys_addr_t bonito_spciconf_start; target_phys_addr_t bonito_spciconf_start;
target_phys_addr_t bonito_spciconf_length; target_phys_addr_t bonito_spciconf_length;
int bonito_spciconf_handle; int bonito_spciconf_handle;
@ -322,7 +318,7 @@ static const MemoryRegionOps bonito_ops = {
}; };
static void bonito_pciconf_writel(void *opaque, target_phys_addr_t addr, static void bonito_pciconf_writel(void *opaque, target_phys_addr_t addr,
uint32_t val) uint64_t val, unsigned size)
{ {
PCIBonitoState *s = opaque; PCIBonitoState *s = opaque;
@ -330,7 +326,8 @@ static void bonito_pciconf_writel(void *opaque, target_phys_addr_t addr,
s->dev.config_write(&s->dev, addr, val, 4); s->dev.config_write(&s->dev, addr, val, 4);
} }
static uint32_t bonito_pciconf_readl(void *opaque, target_phys_addr_t addr) static uint64_t bonito_pciconf_readl(void *opaque, target_phys_addr_t addr,
unsigned size)
{ {
PCIBonitoState *s = opaque; PCIBonitoState *s = opaque;
@ -340,16 +337,15 @@ static uint32_t bonito_pciconf_readl(void *opaque, target_phys_addr_t addr)
} }
/* north bridge PCI configure space. 0x1fe0 0000 - 0x1fe0 00ff */ /* north bridge PCI configure space. 0x1fe0 0000 - 0x1fe0 00ff */
static CPUWriteMemoryFunc * const bonito_pciconf_write[] = {
NULL,
NULL,
bonito_pciconf_writel,
};
static CPUReadMemoryFunc * const bonito_pciconf_read[] = { static const MemoryRegionOps bonito_pciconf_ops = {
NULL, .read = bonito_pciconf_readl,
NULL, .write = bonito_pciconf_writel,
bonito_pciconf_readl, .endianness = DEVICE_NATIVE_ENDIAN,
.valid = {
.min_access_size = 4,
.max_access_size = 4,
},
}; };
static uint32_t bonito_ldma_readl(void *opaque, target_phys_addr_t addr) static uint32_t bonito_ldma_readl(void *opaque, target_phys_addr_t addr)
@ -700,13 +696,10 @@ static int bonito_initfn(PCIDevice *dev)
sysbus_mmio_map(sysbus, 0, BONITO_INTERNAL_REG_BASE); sysbus_mmio_map(sysbus, 0, BONITO_INTERNAL_REG_BASE);
/* set the north bridge pci configure mapping */ /* set the north bridge pci configure mapping */
s->bonito_pciconf_handle = cpu_register_io_memory(bonito_pciconf_read, memory_region_init_io(&s->pcihost->conf_mem, &bonito_pciconf_ops, s,
bonito_pciconf_write, s, "north-bridge-pci-config", BONITO_PCICONFIG_SIZE);
DEVICE_NATIVE_ENDIAN); sysbus_init_mmio_region(sysbus, &s->pcihost->conf_mem);
s->bonito_pciconf_start = BONITO_PCICONFIG_BASE; sysbus_mmio_map(sysbus, 1, BONITO_PCICONFIG_BASE);
s->bonito_pciconf_length = BONITO_PCICONFIG_SIZE;
cpu_register_physical_memory(s->bonito_pciconf_start, s->bonito_pciconf_length,
s->bonito_pciconf_handle);
/* set the south bridge pci configure mapping */ /* set the south bridge pci configure mapping */
s->bonito_spciconf_handle = cpu_register_io_memory(bonito_spciconf_read, s->bonito_spciconf_handle = cpu_register_io_memory(bonito_spciconf_read,