mirror of
https://git.proxmox.com/git/mirror_ubuntu-kernels.git
synced 2026-01-26 05:42:15 +00:00
f62e31623d
Before this patch csky-linux need CONFIG_RAM_BASE to determine start physical address. Now we use phys_offset variable to replace the macro of PHYS_OFFSET and we setup phys_offset with real physical address which is determined during startup in head.S. With this patch we needn't re-compile kernel for different start physical address. ie: 0x0 / 0xc0000000 start physical address could use the same vmlinux, be care different start address must be 512MB aligned. Signed-off-by: Guo Ren <ren_guo@c-sky.com> Cc: Arnd Bergmann <arnd@arndb.de>
173 lines
2.5 KiB
C
173 lines
2.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
// Copyright (C) 2018 Hangzhou C-SKY Microsystems co.,ltd.
|
|
|
|
#ifndef __ASM_CSKY_ENTRY_H
|
|
#define __ASM_CSKY_ENTRY_H
|
|
|
|
#include <asm/setup.h>
|
|
#include <abi/regdef.h>
|
|
|
|
#define LSAVE_PC 8
|
|
#define LSAVE_PSR 12
|
|
#define LSAVE_A0 24
|
|
#define LSAVE_A1 28
|
|
#define LSAVE_A2 32
|
|
#define LSAVE_A3 36
|
|
#define LSAVE_A4 40
|
|
#define LSAVE_A5 44
|
|
|
|
.macro USPTOKSP
|
|
mtcr sp, ss1
|
|
mfcr sp, ss0
|
|
.endm
|
|
|
|
.macro KSPTOUSP
|
|
mtcr sp, ss0
|
|
mfcr sp, ss1
|
|
.endm
|
|
|
|
.macro SAVE_ALL epc_inc
|
|
mtcr r13, ss2
|
|
mfcr r13, epsr
|
|
btsti r13, 31
|
|
bt 1f
|
|
USPTOKSP
|
|
1:
|
|
subi sp, 32
|
|
subi sp, 32
|
|
subi sp, 16
|
|
stw r13, (sp, 12)
|
|
|
|
stw lr, (sp, 4)
|
|
|
|
mfcr lr, epc
|
|
movi r13, \epc_inc
|
|
add lr, r13
|
|
stw lr, (sp, 8)
|
|
|
|
mfcr lr, ss1
|
|
stw lr, (sp, 16)
|
|
|
|
stw a0, (sp, 20)
|
|
stw a0, (sp, 24)
|
|
stw a1, (sp, 28)
|
|
stw a2, (sp, 32)
|
|
stw a3, (sp, 36)
|
|
|
|
addi sp, 32
|
|
addi sp, 8
|
|
mfcr r13, ss2
|
|
stw r6, (sp)
|
|
stw r7, (sp, 4)
|
|
stw r8, (sp, 8)
|
|
stw r9, (sp, 12)
|
|
stw r10, (sp, 16)
|
|
stw r11, (sp, 20)
|
|
stw r12, (sp, 24)
|
|
stw r13, (sp, 28)
|
|
stw r14, (sp, 32)
|
|
stw r1, (sp, 36)
|
|
subi sp, 32
|
|
subi sp, 8
|
|
.endm
|
|
|
|
.macro RESTORE_ALL
|
|
psrclr ie
|
|
ldw lr, (sp, 4)
|
|
ldw a0, (sp, 8)
|
|
mtcr a0, epc
|
|
ldw a0, (sp, 12)
|
|
mtcr a0, epsr
|
|
btsti a0, 31
|
|
ldw a0, (sp, 16)
|
|
mtcr a0, ss1
|
|
|
|
ldw a0, (sp, 24)
|
|
ldw a1, (sp, 28)
|
|
ldw a2, (sp, 32)
|
|
ldw a3, (sp, 36)
|
|
|
|
addi sp, 32
|
|
addi sp, 8
|
|
ldw r6, (sp)
|
|
ldw r7, (sp, 4)
|
|
ldw r8, (sp, 8)
|
|
ldw r9, (sp, 12)
|
|
ldw r10, (sp, 16)
|
|
ldw r11, (sp, 20)
|
|
ldw r12, (sp, 24)
|
|
ldw r13, (sp, 28)
|
|
ldw r14, (sp, 32)
|
|
ldw r1, (sp, 36)
|
|
addi sp, 32
|
|
addi sp, 8
|
|
|
|
bt 1f
|
|
KSPTOUSP
|
|
1:
|
|
rte
|
|
.endm
|
|
|
|
.macro SAVE_SWITCH_STACK
|
|
subi sp, 32
|
|
stm r8-r15, (sp)
|
|
.endm
|
|
|
|
.macro RESTORE_SWITCH_STACK
|
|
ldm r8-r15, (sp)
|
|
addi sp, 32
|
|
.endm
|
|
|
|
/* MMU registers operators. */
|
|
.macro RD_MIR rx
|
|
cprcr \rx, cpcr0
|
|
.endm
|
|
|
|
.macro RD_MEH rx
|
|
cprcr \rx, cpcr4
|
|
.endm
|
|
|
|
.macro RD_MCIR rx
|
|
cprcr \rx, cpcr8
|
|
.endm
|
|
|
|
.macro RD_PGDR rx
|
|
cprcr \rx, cpcr29
|
|
.endm
|
|
|
|
.macro WR_MEH rx
|
|
cpwcr \rx, cpcr4
|
|
.endm
|
|
|
|
.macro WR_MCIR rx
|
|
cpwcr \rx, cpcr8
|
|
.endm
|
|
|
|
.macro SETUP_MMU rx
|
|
/* Select MMU as co-processor */
|
|
cpseti cp15
|
|
|
|
/*
|
|
* cpcr30 format:
|
|
* 31 - 29 | 28 - 4 | 3 | 2 | 1 | 0
|
|
* BA Reserved C D V
|
|
*/
|
|
cprcr \rx, cpcr30
|
|
lsri \rx, 28
|
|
lsli \rx, 28
|
|
addi \rx, 0xe
|
|
cpwcr \rx, cpcr30
|
|
|
|
lsri \rx, 28
|
|
addi \rx, 2
|
|
lsli \rx, 28
|
|
addi \rx, 0xe
|
|
cpwcr \rx, cpcr31
|
|
.endm
|
|
|
|
.macro ANDI_R3 rx, imm
|
|
lsri \rx, 3
|
|
andi \rx, (\imm >> 3)
|
|
.endm
|
|
#endif /* __ASM_CSKY_ENTRY_H */
|