mirror of
https://git.proxmox.com/git/mirror_ubuntu-kernels.git
synced 2025-12-09 17:55:03 +00:00
ab29a2478e
The IPU6 buttress is the interface between IPU device (input system and processing system) with rest of the SoC. It contains overall IPU hardware control registers, these control registers are used as the interfaces with the Intel Converged Security Engine and Punit to do firmware authentication and power management. Signed-off-by: Bingbu Cao <bingbu.cao@intel.com> Signed-off-by: Sakari Ailus <sakari.ailus@linux.intel.com> Signed-off-by: Hans Verkuil <hverkuil-cisco@xs4all.nl>
93 lines
2.6 KiB
C
93 lines
2.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/* Copyright (C) 2013--2024 Intel Corporation */
|
|
|
|
#ifndef IPU6_BUTTRESS_H
|
|
#define IPU6_BUTTRESS_H
|
|
|
|
#include <linux/completion.h>
|
|
#include <linux/irqreturn.h>
|
|
#include <linux/list.h>
|
|
#include <linux/mutex.h>
|
|
|
|
struct device;
|
|
struct firmware;
|
|
struct ipu6_device;
|
|
struct ipu6_bus_device;
|
|
|
|
#define BUTTRESS_PS_FREQ_STEP 25U
|
|
#define BUTTRESS_MIN_FORCE_PS_FREQ (BUTTRESS_PS_FREQ_STEP * 8)
|
|
#define BUTTRESS_MAX_FORCE_PS_FREQ (BUTTRESS_PS_FREQ_STEP * 32)
|
|
|
|
#define BUTTRESS_IS_FREQ_STEP 25U
|
|
#define BUTTRESS_MIN_FORCE_IS_FREQ (BUTTRESS_IS_FREQ_STEP * 8)
|
|
#define BUTTRESS_MAX_FORCE_IS_FREQ (BUTTRESS_IS_FREQ_STEP * 22)
|
|
|
|
struct ipu6_buttress_ctrl {
|
|
u32 freq_ctl, pwr_sts_shift, pwr_sts_mask, pwr_sts_on, pwr_sts_off;
|
|
unsigned int ratio;
|
|
unsigned int qos_floor;
|
|
bool started;
|
|
};
|
|
|
|
struct ipu6_buttress_ipc {
|
|
struct completion send_complete;
|
|
struct completion recv_complete;
|
|
u32 nack;
|
|
u32 nack_mask;
|
|
u32 recv_data;
|
|
u32 csr_out;
|
|
u32 csr_in;
|
|
u32 db0_in;
|
|
u32 db0_out;
|
|
u32 data0_out;
|
|
u32 data0_in;
|
|
};
|
|
|
|
struct ipu6_buttress {
|
|
struct mutex power_mutex, auth_mutex, cons_mutex, ipc_mutex;
|
|
struct ipu6_buttress_ipc cse;
|
|
struct ipu6_buttress_ipc ish;
|
|
struct list_head constraints;
|
|
u32 wdt_cached_value;
|
|
bool force_suspend;
|
|
u32 ref_clk;
|
|
};
|
|
|
|
enum ipu6_buttress_ipc_domain {
|
|
IPU6_BUTTRESS_IPC_CSE,
|
|
IPU6_BUTTRESS_IPC_ISH,
|
|
};
|
|
|
|
struct ipu6_ipc_buttress_bulk_msg {
|
|
u32 cmd;
|
|
u32 expected_resp;
|
|
bool require_resp;
|
|
u8 cmd_size;
|
|
};
|
|
|
|
int ipu6_buttress_ipc_reset(struct ipu6_device *isp,
|
|
struct ipu6_buttress_ipc *ipc);
|
|
int ipu6_buttress_map_fw_image(struct ipu6_bus_device *sys,
|
|
const struct firmware *fw,
|
|
struct sg_table *sgt);
|
|
void ipu6_buttress_unmap_fw_image(struct ipu6_bus_device *sys,
|
|
struct sg_table *sgt);
|
|
int ipu6_buttress_power(struct device *dev, struct ipu6_buttress_ctrl *ctrl,
|
|
bool on);
|
|
bool ipu6_buttress_get_secure_mode(struct ipu6_device *isp);
|
|
int ipu6_buttress_authenticate(struct ipu6_device *isp);
|
|
int ipu6_buttress_reset_authentication(struct ipu6_device *isp);
|
|
bool ipu6_buttress_auth_done(struct ipu6_device *isp);
|
|
int ipu6_buttress_start_tsc_sync(struct ipu6_device *isp);
|
|
void ipu6_buttress_tsc_read(struct ipu6_device *isp, u64 *val);
|
|
u64 ipu6_buttress_tsc_ticks_to_ns(u64 ticks, const struct ipu6_device *isp);
|
|
|
|
irqreturn_t ipu6_buttress_isr(int irq, void *isp_ptr);
|
|
irqreturn_t ipu6_buttress_isr_threaded(int irq, void *isp_ptr);
|
|
int ipu6_buttress_init(struct ipu6_device *isp);
|
|
void ipu6_buttress_exit(struct ipu6_device *isp);
|
|
void ipu6_buttress_csi_port_config(struct ipu6_device *isp,
|
|
u32 legacy, u32 combo);
|
|
void ipu6_buttress_restore(struct ipu6_device *isp);
|
|
#endif /* IPU6_BUTTRESS_H */
|