mirror of
https://git.proxmox.com/git/mirror_ubuntu-kernels.git
synced 2025-12-24 02:01:53 +00:00
9512433987
clk_set_rate_range() works so that the frequency is re-evaulated each time the
rate is changed. Previously we wouldn't let clk providers see a rate that was
different if it was still within the range, which could be bad for power if the
clk could run slower when a range expands. Now the clk provider can decide to
do something differently when the constraints change. This broke Nvidia's clk
driver so we had to wait for the fix for that to bake a little more in -next.
The rate range patch series also introduced a kunit suite for the clk framework
that we're going to extend in the next release. It already made it easy to find
corner cases in the rate range patches so I'm excited to see it cover more clk
code and increase our confidence in core framework patches in the future. I
also added a kunit test for the basic clk gate code and that work will continue
to cover more basic clk types: muxes, dividers, etc.
Beyond the core code we have the usual set of clk driver updates and additions.
Qualcomm again dominates the diffstat here with lots more SoCs being supported
and i.MX follows afer that with a similar number of SoCs gaining clk drivers.
Beyond those large additions there's drivers being modernized to use
clk_parent_data so we can move away from global string names for all the clks
in an SoC. Finally there's lots of little fixes all over the clk drivers for
typos, warnings, and missing clks that aren't critical and get batched up
waiting for the next merge window to open. Nothing super big stands out in the
driver pile. Full details are below.
Core:
- Make clk_set_rate_range() re-evaluate the limits each time
- Introduce various clk_set_rate_range() tests
- Add clk_drop_range() to drop a previously set range
New Drivers:
- i.MXRT1050 clock driver and bindings
- i.MX8DXL clock driver and bindings
- i.MX93 clock driver and bindings
- NCO blocks on Apple SoCs
- Audio clks on StarFive JH7100 RISC-V SoC
- Add support for the new Renesas RZ/V2L SoC
- Qualcomm SDX65 A7 PLL
- Qualcomm SM6350 GPU clks
- Qualcomm SM6125, SM6350, QCS2290 display clks
- Qualcomm MSM8226 multimedia clks
Updates:
- Kunit tests for clk-gate implementation
- Terminate arrays with sentinels and make that clearer
- Cleanup SPDX tags
- Fix typos in comments
- Mark mux table as const in clk-mux
- Make the all_lists array const
- Convert Cirrus Logic CS2000P driver to regmap, yamlify DT binding and add
support for dynamic mode
- Clock configuration on Microchip PolarFire SoCs
- Free allocations on probe error in Mediatek clk driver
- Modernize Mediatek clk driver by consolidating code
- Add watchdog (WDT), I2C, and pin function controller (PFC) clocks on
Renesas R-Car S4-8
- Improve the clocks for the Rockchip rk3568 display outputs (parenting, pll-rates)
- Use of_device_get_match_data() instead of open-coding on Rockchip rk3568
- Reintroduce the expected fractional-divider behaviour that disappeared
with the addition of CLK_FRAC_DIVIDER_POWER_OF_TWO_PS
- Remove SYS PLL 1/2 clock gates for i.MX8M*
- Remove AUDIO MCLK ROOT from i.MX7D
- Add fracn gppll clock type used by i.MX93
- Add new composite clock for i.MX93
- Add missing media mipi phy ref clock for i.MX8MP
- Fix off by one in imx_lpcg_parse_clks_from_dt()
- Rework for the imx pll14xx
- sama7g5: One low priority fix for GCLK of PDMC
- Add DMA engine (SYS-DMAC) clocks on Renesas R-Car S4-8
- Add MOST (MediaLB I/F) clocks on Renesas R-Car E3 and D3
- Add CAN-FD clocks on Renesas R-Car V3U
- Qualcomm SC8280XP RPMCC
- Add some missing clks on Qualcomm MSM8992/MSM8994/MSM8998 SoCs
- Rework Qualcomm GCC bindings and convert SDM845 camera bindig to YAML
- Convert various Qualcomm drivers to use clk_parent_data
- Remove test clocks from various Qualcomm drivers
- Crypto engine clks on Qualcomm IPQ806x + more freqs for SDCC/NSS
- Qualcomm SM8150 EMAC, PCIe, UFS GDSCs
- Better pixel clk frequency support on Qualcomm RCG2 clks
-----BEGIN PGP SIGNATURE-----
iQJFBAABCAAvFiEE9L57QeeUxqYDyoaDrQKIl8bklSUFAmJDd+gRHHNib3lkQGtl
cm5lbC5vcmcACgkQrQKIl8bklSVB4A//QWPv7tssTuHvVDOPz2q9rJFbjG6/fsuY
d8i30y4uTSCWO2eErVUNKxRmrR5/DFJZ20cqv5aTXbiUk5BrmCiD0hyb8RZIU4jD
Kw+1pEvnbBWR6s5TK0spMS9Nz9Uq8DBwoeczHAVQrRZu0I8AkOvWlVH7GncejYOP
KJJSiuByXHRLxudrLWTwwkz3xoDTZBeBcqNbBnatgXnPgSzBh0Uz+0q8r9V9Hugw
+TwXoTVt+XDrX2ihPzZlfm9xoOTOP6GoP+FYCo8gCfW4N0VjUDr3+D95rJoI2gp/
O9UyAx1+tMLlkVxuHcX1npHDPX6Nrqan68DBV4LQRdhSO3dfVD95AE16GzMrD+2t
nuIzT+rst42UUzipCK/8pHLd/YCcPmIsH4C25ZnaF/I59kI/seF3zbekMTY7hS8D
q9sTZYj1X32aHGTtN6QK6QJIscGHYfnSG3M8VLOnhmWDKmW+6AWJ2MVZdcCqDgnS
AXnx1p7gwd/lHV8P+e1YoiUyh5a3tJ2CFFdQCu0tPwL0xLehHyfjKqtjYZjL2+hl
6pF8KxEy6BiMEZWqXmIUJK6xWFO9VpQ2uPxtV8pCTIAXmOOPenWhH7lkeTtIDRc0
hzJURj9HEcpEDakC4/16yfr+YnEn/vjhhZ8a4Vymsnl2IsI71C17vDmRer875Bp/
KPMBn6I1naQ=
=fP8L
-----END PGP SIGNATURE-----
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux
Pull clk updates from Stephen Boyd:
"There's one large change in the core clk framework here. We change how
clk_set_rate_range() works so that the frequency is re-evaulated each
time the rate is changed. Previously we wouldn't let clk providers see
a rate that was different if it was still within the range, which
could be bad for power if the clk could run slower when a range
expands. Now the clk provider can decide to do something differently
when the constraints change. This broke Nvidia's clk driver so we had
to wait for the fix for that to bake a little more in -next.
The rate range patch series also introduced a kunit suite for the clk
framework that we're going to extend in the next release. It already
made it easy to find corner cases in the rate range patches so I'm
excited to see it cover more clk code and increase our confidence in
core framework patches in the future. I also added a kunit test for
the basic clk gate code and that work will continue to cover more
basic clk types: muxes, dividers, etc.
Beyond the core code we have the usual set of clk driver updates and
additions. Qualcomm again dominates the diffstat here with lots more
SoCs being supported and i.MX follows afer that with a similar number
of SoCs gaining clk drivers. Beyond those large additions there's
drivers being modernized to use clk_parent_data so we can move away
from global string names for all the clks in an SoC. Finally there's
lots of little fixes all over the clk drivers for typos, warnings, and
missing clks that aren't critical and get batched up waiting for the
next merge window to open. Nothing super big stands out in the driver
pile. Full details are below.
Core:
- Make clk_set_rate_range() re-evaluate the limits each time
- Introduce various clk_set_rate_range() tests
- Add clk_drop_range() to drop a previously set range
New Drivers:
- i.MXRT1050 clock driver and bindings
- i.MX8DXL clock driver and bindings
- i.MX93 clock driver and bindings
- NCO blocks on Apple SoCs
- Audio clks on StarFive JH7100 RISC-V SoC
- Add support for the new Renesas RZ/V2L SoC
- Qualcomm SDX65 A7 PLL
- Qualcomm SM6350 GPU clks
- Qualcomm SM6125, SM6350, QCS2290 display clks
- Qualcomm MSM8226 multimedia clks
Updates:
- Kunit tests for clk-gate implementation
- Terminate arrays with sentinels and make that clearer
- Cleanup SPDX tags
- Fix typos in comments
- Mark mux table as const in clk-mux
- Make the all_lists array const
- Convert Cirrus Logic CS2000P driver to regmap, yamlify DT binding
and add support for dynamic mode
- Clock configuration on Microchip PolarFire SoCs
- Free allocations on probe error in Mediatek clk driver
- Modernize Mediatek clk driver by consolidating code
- Add watchdog (WDT), I2C, and pin function controller (PFC) clocks
on Renesas R-Car S4-8
- Improve the clocks for the Rockchip rk3568 display outputs
(parenting, pll-rates)
- Use of_device_get_match_data() instead of open-coding on Rockchip
rk3568
- Reintroduce the expected fractional-divider behaviour that
disappeared with the addition of CLK_FRAC_DIVIDER_POWER_OF_TWO_PS
- Remove SYS PLL 1/2 clock gates for i.MX8M*
- Remove AUDIO MCLK ROOT from i.MX7D
- Add fracn gppll clock type used by i.MX93
- Add new composite clock for i.MX93
- Add missing media mipi phy ref clock for i.MX8MP
- Fix off by one in imx_lpcg_parse_clks_from_dt()
- Rework for the imx pll14xx
- sama7g5: One low priority fix for GCLK of PDMC
- Add DMA engine (SYS-DMAC) clocks on Renesas R-Car S4-8
- Add MOST (MediaLB I/F) clocks on Renesas R-Car E3 and D3
- Add CAN-FD clocks on Renesas R-Car V3U
- Qualcomm SC8280XP RPMCC
- Add some missing clks on Qualcomm MSM8992/MSM8994/MSM8998 SoCs
- Rework Qualcomm GCC bindings and convert SDM845 camera bindig to
YAML
- Convert various Qualcomm drivers to use clk_parent_data
- Remove test clocks from various Qualcomm drivers
- Crypto engine clks on Qualcomm IPQ806x + more freqs for SDCC/NSS
- Qualcomm SM8150 EMAC, PCIe, UFS GDSCs
- Better pixel clk frequency support on Qualcomm RCG2 clks"
* tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux: (227 commits)
clk: zynq: Update the parameters to zynq_clk_register_periph_clk
clk: zynq: trivial warning fix
clk: Drop the rate range on clk_put()
clk: test: Test clk_set_rate_range on orphan mux
clk: Initialize orphan req_rate
dt-bindings: clock: drop useless consumer example
dt-bindings: clock: renesas: Make example 'clocks' parsable
clk: qcom: gcc-msm8994: Fix gpll4 width
dt-bindings: clock: fix dt_binding_check error for qcom,gcc-other.yaml
clk: rs9: Add Renesas 9-series PCIe clock generator driver
clk: fixed-factor: Introduce devm_clk_hw_register_fixed_factor_index()
clk: visconti: prevent array overflow in visconti_clk_register_gates()
dt-bindings: clk: rs9: Add Renesas 9-series I2C PCIe clock generator
clk: sifive: Move all stuff into SoCs header files from C files
clk: sifive: Add SoCs prefix in each SoCs-dependent data
riscv: dts: Change the macro name of prci in each device node
dt-bindings: change the macro name of prci in header files and example
clk: sifive: duplicate the macro definitions for the time being
clk: qcom: sm6125-gcc: fix typos in comments
clk: ti: clkctrl: fix typos in comments
...
|
||
|---|---|---|
| .. | ||
| sifive | ||
| st | ||
| ti | ||
| actions,owl-cmu.txt | ||
| adi,axi-clkgen.yaml | ||
| allwinner,sun4i-a10-ahb-clk.yaml | ||
| allwinner,sun4i-a10-apb0-clk.yaml | ||
| allwinner,sun4i-a10-apb1-clk.yaml | ||
| allwinner,sun4i-a10-axi-clk.yaml | ||
| allwinner,sun4i-a10-ccu.yaml | ||
| allwinner,sun4i-a10-cpu-clk.yaml | ||
| allwinner,sun4i-a10-display-clk.yaml | ||
| allwinner,sun4i-a10-gates-clk.yaml | ||
| allwinner,sun4i-a10-mbus-clk.yaml | ||
| allwinner,sun4i-a10-mmc-clk.yaml | ||
| allwinner,sun4i-a10-mod0-clk.yaml | ||
| allwinner,sun4i-a10-mod1-clk.yaml | ||
| allwinner,sun4i-a10-osc-clk.yaml | ||
| allwinner,sun4i-a10-pll1-clk.yaml | ||
| allwinner,sun4i-a10-pll3-clk.yaml | ||
| allwinner,sun4i-a10-pll5-clk.yaml | ||
| allwinner,sun4i-a10-pll6-clk.yaml | ||
| allwinner,sun4i-a10-tcon-ch0-clk.yaml | ||
| allwinner,sun4i-a10-usb-clk.yaml | ||
| allwinner,sun4i-a10-ve-clk.yaml | ||
| allwinner,sun5i-a13-ahb-clk.yaml | ||
| allwinner,sun6i-a31-pll6-clk.yaml | ||
| allwinner,sun7i-a20-gmac-clk.yaml | ||
| allwinner,sun7i-a20-out-clk.yaml | ||
| allwinner,sun8i-a83t-de2-clk.yaml | ||
| allwinner,sun8i-h3-bus-gates-clk.yaml | ||
| allwinner,sun9i-a80-ahb-clk.yaml | ||
| allwinner,sun9i-a80-apb0-clk.yaml | ||
| allwinner,sun9i-a80-cpus-clk.yaml | ||
| allwinner,sun9i-a80-de-clks.yaml | ||
| allwinner,sun9i-a80-gt-clk.yaml | ||
| allwinner,sun9i-a80-mmc-config-clk.yaml | ||
| allwinner,sun9i-a80-pll4-clk.yaml | ||
| allwinner,sun9i-a80-usb-clks.yaml | ||
| allwinner,sun9i-a80-usb-mod-clk.yaml | ||
| allwinner,sun9i-a80-usb-phy-clk.yaml | ||
| alphascale,acc.txt | ||
| altr_socfpga.txt | ||
| amlogic,axg-audio-clkc.txt | ||
| amlogic,gxbb-aoclkc.txt | ||
| amlogic,gxbb-clkc.txt | ||
| amlogic,meson8-ddr-clkc.yaml | ||
| amlogic,meson8b-clkc.txt | ||
| apple,nco.yaml | ||
| arm,syscon-icst.yaml | ||
| armada3700-periph-clock.txt | ||
| armada3700-tbg-clock.txt | ||
| armada3700-xtal-clock.txt | ||
| artpec6.txt | ||
| at91-clock.txt | ||
| axs10x-i2s-pll-clock.txt | ||
| baikal,bt1-ccu-div.yaml | ||
| baikal,bt1-ccu-pll.yaml | ||
| bitmain,bm1880-clk.yaml | ||
| brcm,bcm63xx-clocks.txt | ||
| brcm,bcm2711-dvp.yaml | ||
| brcm,bcm2835-aux-clock.txt | ||
| brcm,bcm2835-cprman.txt | ||
| brcm,bcm53573-ilp.txt | ||
| brcm,iproc-clocks.yaml | ||
| brcm,kona-ccu.txt | ||
| calxeda.yaml | ||
| canaan,k210-clk.yaml | ||
| cirrus,cs2000-cp.yaml | ||
| cirrus,lochnagar.yaml | ||
| clk-palmas-clk32kg-clocks.txt | ||
| clock-bindings.txt | ||
| clps711x-clock.txt | ||
| dove-divider-clock.txt | ||
| efm32-clock.txt | ||
| fixed-clock.yaml | ||
| fixed-factor-clock.yaml | ||
| fixed-mmio-clock.yaml | ||
| fsl,flexspi-clock.yaml | ||
| fsl,plldig.yaml | ||
| fsl,sai-clock.yaml | ||
| fujitsu,mb86s70-crg11.txt | ||
| gpio-gate-clock.txt | ||
| gpio-mux-clock.yaml | ||
| hi3620-clock.txt | ||
| hi3660-clock.txt | ||
| hi3670-clock.txt | ||
| hi6220-clock.txt | ||
| hisi-crg.txt | ||
| hisilicon,hi3559av100-clock.yaml | ||
| hix5hd2-clock.txt | ||
| idt,versaclock5.yaml | ||
| img,boston-clock.txt | ||
| imx1-clock.yaml | ||
| imx5-clock.yaml | ||
| imx6q-clock.yaml | ||
| imx6sl-clock.yaml | ||
| imx6sll-clock.yaml | ||
| imx6sx-clock.yaml | ||
| imx6ul-clock.yaml | ||
| imx7d-clock.yaml | ||
| imx7ulp-pcc-clock.yaml | ||
| imx7ulp-scg-clock.yaml | ||
| imx8m-clock.yaml | ||
| imx8qxp-lpcg.yaml | ||
| imx8ulp-cgc-clock.yaml | ||
| imx8ulp-pcc-clock.yaml | ||
| imx21-clock.yaml | ||
| imx23-clock.yaml | ||
| imx25-clock.yaml | ||
| imx27-clock.yaml | ||
| imx28-clock.yaml | ||
| imx31-clock.yaml | ||
| imx35-clock.yaml | ||
| imx93-clock.yaml | ||
| imxrt1050-clock.yaml | ||
| ingenic,cgu.yaml | ||
| intel,agilex.yaml | ||
| intel,cgu-lgm.yaml | ||
| intel,easic-n5x.yaml | ||
| intel,stratix10.yaml | ||
| keystone-gate.txt | ||
| keystone-pll.txt | ||
| lpc1850-ccu.txt | ||
| lpc1850-cgu.txt | ||
| lpc1850-creg-clk.txt | ||
| lsi,axm5516-clks.txt | ||
| marvell,armada-3700-uart-clock.yaml | ||
| marvell,berlin.txt | ||
| marvell,mmp2-audio-clock.yaml | ||
| marvell,mmp2-clock.yaml | ||
| marvell,pxa168.txt | ||
| marvell,pxa910.txt | ||
| marvell,pxa1928.txt | ||
| maxim,max9485.txt | ||
| maxim,max77686.txt | ||
| mediatek,mt7621-sysc.yaml | ||
| microchip,lan966x-gck.yaml | ||
| microchip,mpfs.yaml | ||
| microchip,pic32.txt | ||
| microchip,sparx5-dpll.yaml | ||
| milbeaut-clock.yaml | ||
| moxa,moxart-clock.txt | ||
| mstar,msc313-cpupll.yaml | ||
| mstar,msc313-mpll.yaml | ||
| mvebu-core-clock.txt | ||
| mvebu-corediv-clock.txt | ||
| mvebu-cpu-clock.txt | ||
| mvebu-gated-clock.txt | ||
| nspire-clock.txt | ||
| nuvoton,npcm750-clk.txt | ||
| nvidia,tegra20-car.yaml | ||
| nvidia,tegra124-car.yaml | ||
| nvidia,tegra124-dfll.txt | ||
| nxp,lpc3220-clk.txt | ||
| nxp,lpc3220-usb-clk.txt | ||
| oxnas,stdclk.txt | ||
| pistachio-clock.txt | ||
| pwm-clock.txt | ||
| pxa-clock.txt | ||
| qca,ath79-pll.txt | ||
| qcom,a7pll.yaml | ||
| qcom,a53pll.yaml | ||
| qcom,aoncc-sm8250.yaml | ||
| qcom,audiocc-sm8250.yaml | ||
| qcom,camcc-sm8250.yaml | ||
| qcom,dispcc-sm8x50.yaml | ||
| qcom,dispcc-sm6125.yaml | ||
| qcom,dispcc-sm6350.yaml | ||
| qcom,gcc-apq8064.yaml | ||
| qcom,gcc-ipq8064.yaml | ||
| qcom,gcc-ipq8074.yaml | ||
| qcom,gcc-msm8976.yaml | ||
| qcom,gcc-msm8994.yaml | ||
| qcom,gcc-msm8996.yaml | ||
| qcom,gcc-msm8998.yaml | ||
| qcom,gcc-other.yaml | ||
| qcom,gcc-qcm2290.yaml | ||
| qcom,gcc-qcs404.yaml | ||
| qcom,gcc-sc7180.yaml | ||
| qcom,gcc-sc7280.yaml | ||
| qcom,gcc-sc8180x.yaml | ||
| qcom,gcc-sdm845.yaml | ||
| qcom,gcc-sdx55.yaml | ||
| qcom,gcc-sdx65.yaml | ||
| qcom,gcc-sm6115.yaml | ||
| qcom,gcc-sm6125.yaml | ||
| qcom,gcc-sm6350.yaml | ||
| qcom,gcc-sm8150.yaml | ||
| qcom,gcc-sm8250.yaml | ||
| qcom,gcc-sm8350.yaml | ||
| qcom,gcc-sm8450.yaml | ||
| qcom,gcc.yaml | ||
| qcom,gpucc-sdm660.yaml | ||
| qcom,gpucc.yaml | ||
| qcom,hfpll.txt | ||
| qcom,krait-cc.txt | ||
| qcom,lcc.txt | ||
| qcom,lpasscc.txt | ||
| qcom,mmcc.yaml | ||
| qcom,msm8996-apcc.yaml | ||
| qcom,msm8998-gpucc.yaml | ||
| qcom,q6sstopcc.yaml | ||
| qcom,qcm2290-dispcc.yaml | ||
| qcom,rpmcc.txt | ||
| qcom,rpmhcc.yaml | ||
| qcom,sc7180-camcc.yaml | ||
| qcom,sc7180-dispcc.yaml | ||
| qcom,sc7180-lpasscorecc.yaml | ||
| qcom,sc7180-mss.yaml | ||
| qcom,sc7280-camcc.yaml | ||
| qcom,sc7280-dispcc.yaml | ||
| qcom,sc7280-lpasscc.yaml | ||
| qcom,sdm845-camcc.yaml | ||
| qcom,sdm845-dispcc.yaml | ||
| qcom,spmi-clkdiv.txt | ||
| qcom,turingcc.txt | ||
| qcom,videocc.yaml | ||
| qoriq-clock.txt | ||
| renesas,9series.yaml | ||
| renesas,cpg-clocks.yaml | ||
| renesas,cpg-div6-clock.yaml | ||
| renesas,cpg-mssr.yaml | ||
| renesas,cpg-mstp-clocks.yaml | ||
| renesas,emev2-smu.yaml | ||
| renesas,h8s2678-pll-clock.txt | ||
| renesas,h8300-div-clock.txt | ||
| renesas,r9a06g032-sysctrl.yaml | ||
| renesas,rcar-usb2-clock-sel.yaml | ||
| renesas,rzg2l-cpg.yaml | ||
| rockchip,px30-cru.txt | ||
| rockchip,rk3036-cru.txt | ||
| rockchip,rk3128-cru.txt | ||
| rockchip,rk3188-cru.txt | ||
| rockchip,rk3228-cru.txt | ||
| rockchip,rk3288-cru.txt | ||
| rockchip,rk3308-cru.txt | ||
| rockchip,rk3328-cru.txt | ||
| rockchip,rk3368-cru.txt | ||
| rockchip,rk3399-cru.yaml | ||
| rockchip,rk3568-cru.yaml | ||
| rockchip,rv1108-cru.txt | ||
| samsung,exynos7-clock.yaml | ||
| samsung,exynos850-clock.yaml | ||
| samsung,exynos4412-isp-clock.yaml | ||
| samsung,exynos5260-clock.yaml | ||
| samsung,exynos5410-clock.yaml | ||
| samsung,exynos5433-clock.yaml | ||
| samsung,exynos7885-clock.yaml | ||
| samsung,exynos-audss-clock.yaml | ||
| samsung,exynos-clock.yaml | ||
| samsung,exynos-ext-clock.yaml | ||
| samsung,s2mps11.yaml | ||
| samsung,s3c64xx-clock.txt | ||
| samsung,s3c2410-clock.txt | ||
| samsung,s3c2412-clock.txt | ||
| samsung,s3c2443-clock.txt | ||
| samsung,s5pv210-audss-clock.yaml | ||
| samsung,s5pv210-clock.yaml | ||
| silabs,si514.txt | ||
| silabs,si544.txt | ||
| silabs,si570.txt | ||
| silabs,si5341.txt | ||
| silabs,si5351.txt | ||
| snps,hsdk-pll-clock.txt | ||
| snps,pll-clock.txt | ||
| socionext,uniphier-clock.yaml | ||
| sprd,sc9860-clk.txt | ||
| sprd,sc9863a-clk.yaml | ||
| st,nomadik.txt | ||
| st,stm32-rcc.txt | ||
| st,stm32h7-rcc.txt | ||
| st,stm32mp1-rcc.yaml | ||
| starfive,jh7100-audclk.yaml | ||
| starfive,jh7100-clkgen.yaml | ||
| stericsson,abx500.txt | ||
| stericsson,u8500-clks.yaml | ||
| tesla,fsd-clock.yaml | ||
| ti-clkctrl.txt | ||
| ti-keystone-pllctrl.txt | ||
| ti,am654-ehrpwm-tbclk.yaml | ||
| ti,cdce706.txt | ||
| ti,cdce925.txt | ||
| ti,lmk04832.yaml | ||
| ti,sci-clk.yaml | ||
| toshiba,tmpv770x-pipllct.yaml | ||
| toshiba,tmpv770x-pismu.yaml | ||
| vf610-clock.txt | ||
| vt8500.txt | ||
| xgene.txt | ||
| xlnx,versal-clk.yaml | ||
| xlnx,zynqmp-clk.txt | ||
| zynq-7000.txt | ||