Dmytro Laktyushkin 99326ee362 drm/amd/display: program display clock on cache match ... [Why] We seem to have an issue where high enough display clock will not get set properly during S3 resume if we only call vbios once [How] Expand condition of display clock programming to happen even when cached display clock matches requested display clock Signed-off-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com> Reviewed-by: Tony Cheng <Tony.Cheng@amd.com> Acked-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2018-08-06 15:57:12 -05:00
..
amdgpu_dm	drm/amd/display: Implement custom degamma lut on dcn	2018-08-06 14:35:25 -05:00
dc	drm/amd/display: program display clock on cache match	2018-08-06 15:57:12 -05:00
include	drm/amd/display: add vbios table check for enabling dp ss	2018-08-06 15:56:54 -05:00
modules	drm/amd/display: Implement custom degamma lut on dcn	2018-08-06 14:35:25 -05:00
Kconfig	drm/amdgpu/display: Replace CONFIG_DRM_AMD_DC_DCN1_0 with CONFIG_X86	2018-07-19 13:56:43 -05:00
Makefile	drm/amd: Remove inclusion of non-existing include directories	2018-02-26 23:09:38 -05:00
TODO	drm/amd/display: Convert remaining loggers off dc_logger	2018-07-13 14:48:42 -05:00