mirror of
https://git.proxmox.com/git/mirror_ubuntu-kernels.git
synced 2025-12-26 03:08:00 +00:00
490cb41200
Add support for the Broadcom ASP 2.0 Ethernet controller which is first introduced with 72165. This controller features two distinct Ethernet ports that can be independently operated. Reviewed-by: Simon Horman <simon.horman@corigine.com> Signed-off-by: Florian Fainelli <florian.fainelli@broadcom.com> Signed-off-by: Justin Chen <justin.chen@broadcom.com> Signed-off-by: David S. Miller <davem@davemloft.net>
504 lines
15 KiB
C
504 lines
15 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __BCMASP_H
|
|
#define __BCMASP_H
|
|
|
|
#include <linux/netdevice.h>
|
|
#include <linux/phy.h>
|
|
#include <linux/io-64-nonatomic-hi-lo.h>
|
|
#include <uapi/linux/ethtool.h>
|
|
|
|
#define ASP_INTR2_OFFSET 0x1000
|
|
#define ASP_INTR2_STATUS 0x0
|
|
#define ASP_INTR2_SET 0x4
|
|
#define ASP_INTR2_CLEAR 0x8
|
|
#define ASP_INTR2_MASK_STATUS 0xc
|
|
#define ASP_INTR2_MASK_SET 0x10
|
|
#define ASP_INTR2_MASK_CLEAR 0x14
|
|
|
|
#define ASP_INTR2_RX_ECH(intr) BIT(intr)
|
|
#define ASP_INTR2_TX_DESC(intr) BIT((intr) + 14)
|
|
#define ASP_INTR2_UMC0_WAKE BIT(22)
|
|
#define ASP_INTR2_UMC1_WAKE BIT(28)
|
|
|
|
#define ASP_WAKEUP_INTR2_OFFSET 0x1200
|
|
#define ASP_WAKEUP_INTR2_STATUS 0x0
|
|
#define ASP_WAKEUP_INTR2_SET 0x4
|
|
#define ASP_WAKEUP_INTR2_CLEAR 0x8
|
|
#define ASP_WAKEUP_INTR2_MASK_STATUS 0xc
|
|
#define ASP_WAKEUP_INTR2_MASK_SET 0x10
|
|
#define ASP_WAKEUP_INTR2_MASK_CLEAR 0x14
|
|
#define ASP_WAKEUP_INTR2_MPD_0 BIT(0)
|
|
#define ASP_WAKEUP_INTR2_MPD_1 BIT(1)
|
|
#define ASP_WAKEUP_INTR2_FILT_0 BIT(2)
|
|
#define ASP_WAKEUP_INTR2_FILT_1 BIT(3)
|
|
#define ASP_WAKEUP_INTR2_FW BIT(4)
|
|
|
|
#define ASP_TX_ANALYTICS_OFFSET 0x4c000
|
|
#define ASP_TX_ANALYTICS_CTRL 0x0
|
|
|
|
#define ASP_RX_ANALYTICS_OFFSET 0x98000
|
|
#define ASP_RX_ANALYTICS_CTRL 0x0
|
|
|
|
#define ASP_RX_CTRL_OFFSET 0x9f000
|
|
#define ASP_RX_CTRL_UMAC_0_FRAME_COUNT 0x8
|
|
#define ASP_RX_CTRL_UMAC_1_FRAME_COUNT 0xc
|
|
#define ASP_RX_CTRL_FB_0_FRAME_COUNT 0x14
|
|
#define ASP_RX_CTRL_FB_1_FRAME_COUNT 0x18
|
|
#define ASP_RX_CTRL_FB_8_FRAME_COUNT 0x1c
|
|
/* asp2.1 diverges offsets here */
|
|
/* ASP2.0 */
|
|
#define ASP_RX_CTRL_FB_OUT_FRAME_COUNT 0x20
|
|
#define ASP_RX_CTRL_FB_FILT_OUT_FRAME_COUNT 0x24
|
|
#define ASP_RX_CTRL_FLUSH 0x28
|
|
#define ASP_CTRL_UMAC0_FLUSH_MASK (BIT(0) | BIT(12))
|
|
#define ASP_CTRL_UMAC1_FLUSH_MASK (BIT(1) | BIT(13))
|
|
#define ASP_CTRL_SPB_FLUSH_MASK (BIT(8) | BIT(20))
|
|
#define ASP_RX_CTRL_FB_RX_FIFO_DEPTH 0x30
|
|
/* ASP2.1 */
|
|
#define ASP_RX_CTRL_FB_9_FRAME_COUNT_2_1 0x20
|
|
#define ASP_RX_CTRL_FB_10_FRAME_COUNT_2_1 0x24
|
|
#define ASP_RX_CTRL_FB_OUT_FRAME_COUNT_2_1 0x28
|
|
#define ASP_RX_CTRL_FB_FILT_OUT_FRAME_COUNT_2_1 0x2c
|
|
#define ASP_RX_CTRL_FLUSH_2_1 0x30
|
|
#define ASP_RX_CTRL_FB_RX_FIFO_DEPTH_2_1 0x38
|
|
|
|
#define ASP_RX_FILTER_OFFSET 0x80000
|
|
#define ASP_RX_FILTER_BLK_CTRL 0x0
|
|
#define ASP_RX_FILTER_OPUT_EN BIT(0)
|
|
#define ASP_RX_FILTER_MDA_EN BIT(1)
|
|
#define ASP_RX_FILTER_LNR_MD BIT(2)
|
|
#define ASP_RX_FILTER_GEN_WK_EN BIT(3)
|
|
#define ASP_RX_FILTER_GEN_WK_CLR BIT(4)
|
|
#define ASP_RX_FILTER_NT_FLT_EN BIT(5)
|
|
#define ASP_RX_FILTER_MDA_CFG(sel) (((sel) * 0x14) + 0x100)
|
|
#define ASP_RX_FILTER_MDA_CFG_EN_SHIFT 8
|
|
#define ASP_RX_FILTER_MDA_CFG_UMC_SEL(sel) ((sel) > 1 ? BIT(17) : \
|
|
BIT((sel) + 9))
|
|
#define ASP_RX_FILTER_MDA_PAT_H(sel) (((sel) * 0x14) + 0x104)
|
|
#define ASP_RX_FILTER_MDA_PAT_L(sel) (((sel) * 0x14) + 0x108)
|
|
#define ASP_RX_FILTER_MDA_MSK_H(sel) (((sel) * 0x14) + 0x10c)
|
|
#define ASP_RX_FILTER_MDA_MSK_L(sel) (((sel) * 0x14) + 0x110)
|
|
#define ASP_RX_FILTER_MDA_CFG(sel) (((sel) * 0x14) + 0x100)
|
|
#define ASP_RX_FILTER_MDA_PAT_H(sel) (((sel) * 0x14) + 0x104)
|
|
#define ASP_RX_FILTER_MDA_PAT_L(sel) (((sel) * 0x14) + 0x108)
|
|
#define ASP_RX_FILTER_MDA_MSK_H(sel) (((sel) * 0x14) + 0x10c)
|
|
#define ASP_RX_FILTER_MDA_MSK_L(sel) (((sel) * 0x14) + 0x110)
|
|
#define ASP_RX_FILTER_NET_CFG(sel) (((sel) * 0xa04) + 0x400)
|
|
#define ASP_RX_FILTER_NET_CFG_CH(sel) ((sel) << 0)
|
|
#define ASP_RX_FILTER_NET_CFG_EN BIT(9)
|
|
#define ASP_RX_FILTER_NET_CFG_L2_EN BIT(10)
|
|
#define ASP_RX_FILTER_NET_CFG_L3_EN BIT(11)
|
|
#define ASP_RX_FILTER_NET_CFG_L4_EN BIT(12)
|
|
#define ASP_RX_FILTER_NET_CFG_L3_FRM(sel) ((sel) << 13)
|
|
#define ASP_RX_FILTER_NET_CFG_L4_FRM(sel) ((sel) << 15)
|
|
#define ASP_RX_FILTER_NET_CFG_UMC(sel) BIT((sel) + 19)
|
|
#define ASP_RX_FILTER_NET_CFG_DMA_EN BIT(27)
|
|
|
|
#define ASP_RX_FILTER_NET_OFFSET_MAX 32
|
|
#define ASP_RX_FILTER_NET_PAT(sel, block, off) \
|
|
(((sel) * 0xa04) + ((block) * 0x200) + (off) + 0x600)
|
|
#define ASP_RX_FILTER_NET_MASK(sel, block, off) \
|
|
(((sel) * 0xa04) + ((block) * 0x200) + (off) + 0x700)
|
|
|
|
#define ASP_RX_FILTER_NET_OFFSET(sel) (((sel) * 0xa04) + 0xe00)
|
|
#define ASP_RX_FILTER_NET_OFFSET_L2(val) ((val) << 0)
|
|
#define ASP_RX_FILTER_NET_OFFSET_L3_0(val) ((val) << 8)
|
|
#define ASP_RX_FILTER_NET_OFFSET_L3_1(val) ((val) << 16)
|
|
#define ASP_RX_FILTER_NET_OFFSET_L4(val) ((val) << 24)
|
|
|
|
#define ASP_EDPKT_OFFSET 0x9c000
|
|
#define ASP_EDPKT_ENABLE 0x4
|
|
#define ASP_EDPKT_ENABLE_EN BIT(0)
|
|
#define ASP_EDPKT_HDR_CFG 0xc
|
|
#define ASP_EDPKT_HDR_SZ_SHIFT 2
|
|
#define ASP_EDPKT_HDR_SZ_32 0
|
|
#define ASP_EDPKT_HDR_SZ_64 1
|
|
#define ASP_EDPKT_HDR_SZ_96 2
|
|
#define ASP_EDPKT_HDR_SZ_128 3
|
|
#define ASP_EDPKT_BURST_BUF_PSCAL_TOUT 0x10
|
|
#define ASP_EDPKT_BURST_BUF_WRITE_TOUT 0x14
|
|
#define ASP_EDPKT_BURST_BUF_READ_TOUT 0x18
|
|
#define ASP_EDPKT_RX_TS_COUNTER 0x38
|
|
#define ASP_EDPKT_ENDI 0x48
|
|
#define ASP_EDPKT_ENDI_DESC_SHIFT 8
|
|
#define ASP_EDPKT_ENDI_NO_BT_SWP 0
|
|
#define ASP_EDPKT_ENDI_BT_SWP_WD 1
|
|
#define ASP_EDPKT_RX_PKT_CNT 0x138
|
|
#define ASP_EDPKT_HDR_EXTR_CNT 0x13c
|
|
#define ASP_EDPKT_HDR_OUT_CNT 0x140
|
|
|
|
#define ASP_CTRL 0x101000
|
|
#define ASP_CTRL_ASP_SW_INIT 0x04
|
|
#define ASP_CTRL_ASP_SW_INIT_ACPUSS_CORE BIT(0)
|
|
#define ASP_CTRL_ASP_SW_INIT_ASP_TX BIT(1)
|
|
#define ASP_CTRL_ASP_SW_INIT_AS_RX BIT(2)
|
|
#define ASP_CTRL_ASP_SW_INIT_ASP_RGMII_UMAC0 BIT(3)
|
|
#define ASP_CTRL_ASP_SW_INIT_ASP_RGMII_UMAC1 BIT(4)
|
|
#define ASP_CTRL_ASP_SW_INIT_ASP_XMEMIF BIT(5)
|
|
#define ASP_CTRL_CLOCK_CTRL 0x04
|
|
#define ASP_CTRL_CLOCK_CTRL_ASP_TX_DISABLE BIT(0)
|
|
#define ASP_CTRL_CLOCK_CTRL_ASP_RX_DISABLE BIT(1)
|
|
#define ASP_CTRL_CLOCK_CTRL_ASP_RGMII_SHIFT 2
|
|
#define ASP_CTRL_CLOCK_CTRL_ASP_RGMII_MASK (0x7 << ASP_CTRL_CLOCK_CTRL_ASP_RGMII_SHIFT)
|
|
#define ASP_CTRL_CLOCK_CTRL_ASP_RGMII_DIS(x) BIT(ASP_CTRL_CLOCK_CTRL_ASP_RGMII_SHIFT + (x))
|
|
#define ASP_CTRL_CLOCK_CTRL_ASP_ALL_DISABLE GENMASK(4, 0)
|
|
#define ASP_CTRL_CORE_CLOCK_SELECT 0x08
|
|
#define ASP_CTRL_CORE_CLOCK_SELECT_MAIN BIT(0)
|
|
#define ASP_CTRL_SCRATCH_0 0x0c
|
|
|
|
struct bcmasp_tx_cb {
|
|
struct sk_buff *skb;
|
|
unsigned int bytes_sent;
|
|
bool last;
|
|
|
|
DEFINE_DMA_UNMAP_ADDR(dma_addr);
|
|
DEFINE_DMA_UNMAP_LEN(dma_len);
|
|
};
|
|
|
|
struct bcmasp_res {
|
|
/* Per interface resources */
|
|
/* Port */
|
|
void __iomem *umac;
|
|
void __iomem *umac2fb;
|
|
void __iomem *rgmii;
|
|
|
|
/* TX slowpath/configuration */
|
|
void __iomem *tx_spb_ctrl;
|
|
void __iomem *tx_spb_top;
|
|
void __iomem *tx_epkt_core;
|
|
void __iomem *tx_pause_ctrl;
|
|
};
|
|
|
|
#define DESC_ADDR(x) ((x) & GENMASK_ULL(39, 0))
|
|
#define DESC_FLAGS(x) ((x) & GENMASK_ULL(63, 40))
|
|
|
|
struct bcmasp_desc {
|
|
u64 buf;
|
|
#define DESC_CHKSUM BIT_ULL(40)
|
|
#define DESC_CRC_ERR BIT_ULL(41)
|
|
#define DESC_RX_SYM_ERR BIT_ULL(42)
|
|
#define DESC_NO_OCT_ALN BIT_ULL(43)
|
|
#define DESC_PKT_TRUC BIT_ULL(44)
|
|
/* 39:0 (TX/RX) bits 0-39 of buf addr
|
|
* 40 (RX) checksum
|
|
* 41 (RX) crc_error
|
|
* 42 (RX) rx_symbol_error
|
|
* 43 (RX) non_octet_aligned
|
|
* 44 (RX) pkt_truncated
|
|
* 45 Reserved
|
|
* 56:46 (RX) mac_filter_id
|
|
* 60:57 (RX) rx_port_num (0-unicmac0, 1-unimac1)
|
|
* 61 Reserved
|
|
* 63:62 (TX) forward CRC, overwrite CRC
|
|
*/
|
|
u32 size;
|
|
u32 flags;
|
|
#define DESC_INT_EN BIT(0)
|
|
#define DESC_SOF BIT(1)
|
|
#define DESC_EOF BIT(2)
|
|
#define DESC_EPKT_CMD BIT(3)
|
|
#define DESC_SCRAM_ST BIT(8)
|
|
#define DESC_SCRAM_END BIT(9)
|
|
#define DESC_PCPP BIT(10)
|
|
#define DESC_PPPP BIT(11)
|
|
/* 0 (TX) tx_int_en
|
|
* 1 (TX/RX) SOF
|
|
* 2 (TX/RX) EOF
|
|
* 3 (TX) epkt_command
|
|
* 6:4 (TX) PA
|
|
* 7 (TX) pause at desc end
|
|
* 8 (TX) scram_start
|
|
* 9 (TX) scram_end
|
|
* 10 (TX) PCPP
|
|
* 11 (TX) PPPP
|
|
* 14:12 Reserved
|
|
* 15 (TX) pid ch Valid
|
|
* 19:16 (TX) data_pkt_type
|
|
* 32:20 (TX) pid_channel (RX) nw_filter_id
|
|
*/
|
|
};
|
|
|
|
struct bcmasp_intf;
|
|
|
|
struct bcmasp_intf_stats64 {
|
|
/* Rx Stats */
|
|
u64_stats_t rx_packets;
|
|
u64_stats_t rx_bytes;
|
|
u64_stats_t rx_errors;
|
|
u64_stats_t rx_dropped;
|
|
u64_stats_t rx_crc_errs;
|
|
u64_stats_t rx_sym_errs;
|
|
|
|
/* Tx Stats*/
|
|
u64_stats_t tx_packets;
|
|
u64_stats_t tx_bytes;
|
|
|
|
struct u64_stats_sync syncp;
|
|
};
|
|
|
|
struct bcmasp_intf_ops {
|
|
unsigned long (*rx_desc_read)(struct bcmasp_intf *intf);
|
|
void (*rx_buffer_write)(struct bcmasp_intf *intf, dma_addr_t addr);
|
|
void (*rx_desc_write)(struct bcmasp_intf *intf, dma_addr_t addr);
|
|
unsigned long (*tx_read)(struct bcmasp_intf *intf);
|
|
void (*tx_write)(struct bcmasp_intf *intf, dma_addr_t addr);
|
|
};
|
|
|
|
struct bcmasp_priv;
|
|
|
|
struct bcmasp_intf {
|
|
struct list_head list;
|
|
struct net_device *ndev;
|
|
struct bcmasp_priv *parent;
|
|
|
|
/* ASP Ch */
|
|
int channel;
|
|
int port;
|
|
const struct bcmasp_intf_ops *ops;
|
|
|
|
/* Used for splitting shared resources */
|
|
int index;
|
|
|
|
struct napi_struct tx_napi;
|
|
/* TX ring, starts on a new cacheline boundary */
|
|
void __iomem *tx_spb_dma;
|
|
int tx_spb_index;
|
|
int tx_spb_clean_index;
|
|
struct bcmasp_desc *tx_spb_cpu;
|
|
dma_addr_t tx_spb_dma_addr;
|
|
dma_addr_t tx_spb_dma_valid;
|
|
dma_addr_t tx_spb_dma_read;
|
|
struct bcmasp_tx_cb *tx_cbs;
|
|
|
|
/* RX ring, starts on a new cacheline boundary */
|
|
void __iomem *rx_edpkt_cfg;
|
|
void __iomem *rx_edpkt_dma;
|
|
int rx_edpkt_index;
|
|
int rx_buf_order;
|
|
struct bcmasp_desc *rx_edpkt_cpu;
|
|
dma_addr_t rx_edpkt_dma_addr;
|
|
dma_addr_t rx_edpkt_dma_read;
|
|
|
|
/* RX buffer prefetcher ring*/
|
|
void *rx_ring_cpu;
|
|
dma_addr_t rx_ring_dma;
|
|
dma_addr_t rx_ring_dma_valid;
|
|
struct napi_struct rx_napi;
|
|
|
|
struct bcmasp_res res;
|
|
unsigned int crc_fwd;
|
|
|
|
/* PHY device */
|
|
struct device_node *phy_dn;
|
|
struct device_node *ndev_dn;
|
|
phy_interface_t phy_interface;
|
|
bool internal_phy;
|
|
int old_pause;
|
|
int old_link;
|
|
int old_duplex;
|
|
|
|
u32 msg_enable;
|
|
|
|
/* Statistics */
|
|
struct bcmasp_intf_stats64 stats64;
|
|
};
|
|
|
|
#define NUM_MDA_FILTERS 32
|
|
struct bcmasp_mda_filter {
|
|
/* Current owner of this filter */
|
|
int port;
|
|
bool en;
|
|
u8 addr[ETH_ALEN];
|
|
u8 mask[ETH_ALEN];
|
|
};
|
|
|
|
struct bcmasp_hw_info {
|
|
u32 rx_ctrl_flush;
|
|
u32 umac2fb;
|
|
u32 rx_ctrl_fb_out_frame_count;
|
|
u32 rx_ctrl_fb_filt_out_frame_count;
|
|
u32 rx_ctrl_fb_rx_fifo_depth;
|
|
};
|
|
|
|
struct bcmasp_plat_data {
|
|
struct bcmasp_hw_info *hw_info;
|
|
};
|
|
|
|
struct bcmasp_priv {
|
|
struct platform_device *pdev;
|
|
struct clk *clk;
|
|
|
|
int irq;
|
|
u32 irq_mask;
|
|
|
|
void __iomem *base;
|
|
struct bcmasp_hw_info *hw_info;
|
|
|
|
struct list_head intfs;
|
|
|
|
struct bcmasp_mda_filter mda_filters[NUM_MDA_FILTERS];
|
|
|
|
/* MAC destination address filters lock */
|
|
spinlock_t mda_lock;
|
|
|
|
/* Protects accesses to ASP_CTRL_CLOCK_CTRL */
|
|
spinlock_t clk_lock;
|
|
};
|
|
|
|
static inline unsigned long bcmasp_intf_rx_desc_read(struct bcmasp_intf *intf)
|
|
{
|
|
return intf->ops->rx_desc_read(intf);
|
|
}
|
|
|
|
static inline void bcmasp_intf_rx_buffer_write(struct bcmasp_intf *intf,
|
|
dma_addr_t addr)
|
|
{
|
|
intf->ops->rx_buffer_write(intf, addr);
|
|
}
|
|
|
|
static inline void bcmasp_intf_rx_desc_write(struct bcmasp_intf *intf,
|
|
dma_addr_t addr)
|
|
{
|
|
intf->ops->rx_desc_write(intf, addr);
|
|
}
|
|
|
|
static inline unsigned long bcmasp_intf_tx_read(struct bcmasp_intf *intf)
|
|
{
|
|
return intf->ops->tx_read(intf);
|
|
}
|
|
|
|
static inline void bcmasp_intf_tx_write(struct bcmasp_intf *intf,
|
|
dma_addr_t addr)
|
|
{
|
|
intf->ops->tx_write(intf, addr);
|
|
}
|
|
|
|
#define __BCMASP_IO_MACRO(name, m) \
|
|
static inline u32 name##_rl(struct bcmasp_intf *intf, u32 off) \
|
|
{ \
|
|
u32 reg = readl_relaxed(intf->m + off); \
|
|
return reg; \
|
|
} \
|
|
static inline void name##_wl(struct bcmasp_intf *intf, u32 val, u32 off)\
|
|
{ \
|
|
writel_relaxed(val, intf->m + off); \
|
|
}
|
|
|
|
#define BCMASP_IO_MACRO(name) __BCMASP_IO_MACRO(name, res.name)
|
|
#define BCMASP_FP_IO_MACRO(name) __BCMASP_IO_MACRO(name, name)
|
|
|
|
BCMASP_IO_MACRO(umac);
|
|
BCMASP_IO_MACRO(umac2fb);
|
|
BCMASP_IO_MACRO(rgmii);
|
|
BCMASP_FP_IO_MACRO(tx_spb_dma);
|
|
BCMASP_IO_MACRO(tx_spb_ctrl);
|
|
BCMASP_IO_MACRO(tx_spb_top);
|
|
BCMASP_IO_MACRO(tx_epkt_core);
|
|
BCMASP_IO_MACRO(tx_pause_ctrl);
|
|
BCMASP_FP_IO_MACRO(rx_edpkt_dma);
|
|
BCMASP_FP_IO_MACRO(rx_edpkt_cfg);
|
|
|
|
#define __BCMASP_FP_IO_MACRO_Q(name, m) \
|
|
static inline u64 name##_rq(struct bcmasp_intf *intf, u32 off) \
|
|
{ \
|
|
u64 reg = readq_relaxed(intf->m + off); \
|
|
return reg; \
|
|
} \
|
|
static inline void name##_wq(struct bcmasp_intf *intf, u64 val, u32 off)\
|
|
{ \
|
|
writeq_relaxed(val, intf->m + off); \
|
|
}
|
|
|
|
#define BCMASP_FP_IO_MACRO_Q(name) __BCMASP_FP_IO_MACRO_Q(name, name)
|
|
|
|
BCMASP_FP_IO_MACRO_Q(tx_spb_dma);
|
|
BCMASP_FP_IO_MACRO_Q(rx_edpkt_dma);
|
|
BCMASP_FP_IO_MACRO_Q(rx_edpkt_cfg);
|
|
|
|
#define PKT_OFFLOAD_NOP (0 << 28)
|
|
#define PKT_OFFLOAD_HDR_OP (1 << 28)
|
|
#define PKT_OFFLOAD_HDR_WRBACK BIT(19)
|
|
#define PKT_OFFLOAD_HDR_COUNT(x) ((x) << 16)
|
|
#define PKT_OFFLOAD_HDR_SIZE_1(x) ((x) << 4)
|
|
#define PKT_OFFLOAD_HDR_SIZE_2(x) (x)
|
|
#define PKT_OFFLOAD_HDR2_SIZE_2(x) ((x) << 24)
|
|
#define PKT_OFFLOAD_HDR2_SIZE_3(x) ((x) << 12)
|
|
#define PKT_OFFLOAD_HDR2_SIZE_4(x) (x)
|
|
#define PKT_OFFLOAD_EPKT_OP (2 << 28)
|
|
#define PKT_OFFLOAD_EPKT_WRBACK BIT(23)
|
|
#define PKT_OFFLOAD_EPKT_IP(x) ((x) << 21)
|
|
#define PKT_OFFLOAD_EPKT_TP(x) ((x) << 19)
|
|
#define PKT_OFFLOAD_EPKT_LEN(x) ((x) << 16)
|
|
#define PKT_OFFLOAD_EPKT_CSUM_L3 BIT(15)
|
|
#define PKT_OFFLOAD_EPKT_CSUM_L2 BIT(14)
|
|
#define PKT_OFFLOAD_EPKT_ID(x) ((x) << 12)
|
|
#define PKT_OFFLOAD_EPKT_SEQ(x) ((x) << 10)
|
|
#define PKT_OFFLOAD_EPKT_TS(x) ((x) << 8)
|
|
#define PKT_OFFLOAD_EPKT_BLOC(x) (x)
|
|
#define PKT_OFFLOAD_END_OP (7 << 28)
|
|
|
|
struct bcmasp_pkt_offload {
|
|
__be32 nop;
|
|
__be32 header;
|
|
__be32 header2;
|
|
__be32 epkt;
|
|
__be32 end;
|
|
};
|
|
|
|
#define BCMASP_CORE_IO_MACRO(name, offset) \
|
|
static inline u32 name##_core_rl(struct bcmasp_priv *priv, \
|
|
u32 off) \
|
|
{ \
|
|
u32 reg = readl_relaxed(priv->base + (offset) + off); \
|
|
return reg; \
|
|
} \
|
|
static inline void name##_core_wl(struct bcmasp_priv *priv, \
|
|
u32 val, u32 off) \
|
|
{ \
|
|
writel_relaxed(val, priv->base + (offset) + off); \
|
|
}
|
|
|
|
BCMASP_CORE_IO_MACRO(intr2, ASP_INTR2_OFFSET);
|
|
BCMASP_CORE_IO_MACRO(wakeup_intr2, ASP_WAKEUP_INTR2_OFFSET);
|
|
BCMASP_CORE_IO_MACRO(tx_analytics, ASP_TX_ANALYTICS_OFFSET);
|
|
BCMASP_CORE_IO_MACRO(rx_analytics, ASP_RX_ANALYTICS_OFFSET);
|
|
BCMASP_CORE_IO_MACRO(rx_ctrl, ASP_RX_CTRL_OFFSET);
|
|
BCMASP_CORE_IO_MACRO(rx_filter, ASP_RX_FILTER_OFFSET);
|
|
BCMASP_CORE_IO_MACRO(rx_edpkt, ASP_EDPKT_OFFSET);
|
|
BCMASP_CORE_IO_MACRO(ctrl, ASP_CTRL);
|
|
|
|
struct bcmasp_intf *bcmasp_interface_create(struct bcmasp_priv *priv,
|
|
struct device_node *ndev_dn, int i);
|
|
|
|
void bcmasp_interface_destroy(struct bcmasp_intf *intf);
|
|
|
|
void bcmasp_enable_tx_irq(struct bcmasp_intf *intf, int en);
|
|
|
|
void bcmasp_enable_rx_irq(struct bcmasp_intf *intf, int en);
|
|
|
|
void bcmasp_flush_rx_port(struct bcmasp_intf *intf);
|
|
|
|
extern const struct ethtool_ops bcmasp_ethtool_ops;
|
|
|
|
int bcmasp_interface_suspend(struct bcmasp_intf *intf);
|
|
|
|
int bcmasp_interface_resume(struct bcmasp_intf *intf);
|
|
|
|
void bcmasp_set_promisc(struct bcmasp_intf *intf, bool en);
|
|
|
|
void bcmasp_set_allmulti(struct bcmasp_intf *intf, bool en);
|
|
|
|
void bcmasp_set_broad(struct bcmasp_intf *intf, bool en);
|
|
|
|
void bcmasp_set_oaddr(struct bcmasp_intf *intf, const unsigned char *addr,
|
|
bool en);
|
|
|
|
int bcmasp_set_en_mda_filter(struct bcmasp_intf *intf, unsigned char *addr,
|
|
unsigned char *mask);
|
|
|
|
void bcmasp_disable_all_filters(struct bcmasp_intf *intf);
|
|
|
|
void bcmasp_core_clock_set_intf(struct bcmasp_intf *intf, bool en);
|
|
|
|
#endif
|