mirror of
https://git.proxmox.com/git/mirror_edk2
synced 2025-10-28 03:31:37 +00:00
Implementation of RISC-V DxeIPL. REF: https://bugzilla.tianocore.org/show_bug.cgi?id=2672 Signed-off-by: Abner Chang <abner.chang@hpe.com> Co-authored-by: Gilbert Chen <gilbert.chen@hpe.com> Co-authored-by: Daniel Helmut <daniel.schaefer@hpe.com> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org> Reviewed-by: Dandan Bi <dandan.bi@intel.com> Cc: Dandan Bi <dandan.bi@intel.com> Cc: Liming Gao <liming.gao@intel.com> Cc: Leif Lindholm <leif.lindholm@linaro.org> Cc: Gilbert Chen <gilbert.chen@hpe.com> |
||
|---|---|---|
| .. | ||
| Arm | ||
| Ebc | ||
| Ia32 | ||
| RiscV64 | ||
| X64 | ||
| DxeIpl.h | ||
| DxeIpl.inf | ||
| DxeIpl.uni | ||
| DxeIplExtra.uni | ||
| DxeLoad.c | ||