mirror of
				https://git.proxmox.com/git/mirror_edk2
				synced 2025-11-04 14:48:56 +00:00 
			
		
		
		
	Move the internal PL031 RTC header file into the driver directory. It shouldn't be referenced directly by other modules anyway. While at it, sort the includes as well. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
		
			
				
	
	
		
			46 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			46 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/** @file
 | 
						|
*
 | 
						|
*  Copyright (c) 2011 - 2014, ARM Limited. All rights reserved.
 | 
						|
*
 | 
						|
*  This program and the accompanying materials
 | 
						|
*  are licensed and made available under the terms and conditions of the BSD License
 | 
						|
*  which accompanies this distribution.  The full text of the license may be found at
 | 
						|
*  http://opensource.org/licenses/bsd-license.php
 | 
						|
*
 | 
						|
*  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
 | 
						|
*  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
 | 
						|
*
 | 
						|
**/
 | 
						|
 | 
						|
 | 
						|
#ifndef __PL031_REAL_TIME_CLOCK_H__
 | 
						|
#define __PL031_REAL_TIME_CLOCK_H__
 | 
						|
 | 
						|
// PL031 Registers
 | 
						|
#define PL031_RTC_DR_DATA_REGISTER                      0x000
 | 
						|
#define PL031_RTC_MR_MATCH_REGISTER                     0x004
 | 
						|
#define PL031_RTC_LR_LOAD_REGISTER                      0x008
 | 
						|
#define PL031_RTC_CR_CONTROL_REGISTER                   0x00C
 | 
						|
#define PL031_RTC_IMSC_IRQ_MASK_SET_CLEAR_REGISTER      0x010
 | 
						|
#define PL031_RTC_RIS_RAW_IRQ_STATUS_REGISTER           0x014
 | 
						|
#define PL031_RTC_MIS_MASKED_IRQ_STATUS_REGISTER        0x018
 | 
						|
#define PL031_RTC_ICR_IRQ_CLEAR_REGISTER                0x01C
 | 
						|
#define PL031_RTC_PERIPH_ID0                            0xFE0
 | 
						|
#define PL031_RTC_PERIPH_ID1                            0xFE4
 | 
						|
#define PL031_RTC_PERIPH_ID2                            0xFE8
 | 
						|
#define PL031_RTC_PERIPH_ID3                            0xFEC
 | 
						|
#define PL031_RTC_PCELL_ID0                             0xFF0
 | 
						|
#define PL031_RTC_PCELL_ID1                             0xFF4
 | 
						|
#define PL031_RTC_PCELL_ID2                             0xFF8
 | 
						|
#define PL031_RTC_PCELL_ID3                             0xFFC
 | 
						|
 | 
						|
// PL031 Values
 | 
						|
#define PL031_RTC_ENABLED                               0x00000001
 | 
						|
#define PL031_SET_IRQ_MASK                              0x00000001
 | 
						|
#define PL031_IRQ_TRIGGERED                             0x00000001
 | 
						|
#define PL031_CLEAR_IRQ                                 0x00000001
 | 
						|
 | 
						|
#define PL031_COUNTS_PER_SECOND                         1
 | 
						|
 | 
						|
#endif
 |