mirror of
https://github.com/qemu/qemu.git
synced 2025-10-31 12:07:31 +00:00
fcf5ef2ab5
We've currently got 18 architectures in QEMU, and thus 18 target-xxx folders in the root folder of the QEMU source tree. More architectures (e.g. RISC-V, AVR) are likely to be included soon, too, so the main folder of the QEMU sources slowly gets quite overcrowded with the target-xxx folders. To disburden the main folder a little bit, let's move the target-xxx folders into a dedicated target/ folder, so that target-xxx/ simply becomes target/xxx/ instead. Acked-by: Laurent Vivier <laurent@vivier.eu> [m68k part] Acked-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> [tricore part] Acked-by: Michael Walle <michael@walle.cc> [lm32 part] Acked-by: Cornelia Huck <cornelia.huck@de.ibm.com> [s390x part] Reviewed-by: Christian Borntraeger <borntraeger@de.ibm.com> [s390x part] Acked-by: Eduardo Habkost <ehabkost@redhat.com> [i386 part] Acked-by: Artyom Tarasenko <atar4qemu@gmail.com> [sparc part] Acked-by: Richard Henderson <rth@twiddle.net> [alpha part] Acked-by: Max Filippov <jcmvbkbc@gmail.com> [xtensa part] Reviewed-by: David Gibson <david@gibson.dropbear.id.au> [ppc part] Acked-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> [crisµblaze part] Acked-by: Guan Xuetao <gxt@mprc.pku.edu.cn> [unicore32 part] Signed-off-by: Thomas Huth <thuth@redhat.com>
104 lines
1.8 KiB
C
104 lines
1.8 KiB
C
/*
|
|
* ARMv6 integer SIMD operations.
|
|
*
|
|
* Copyright (c) 2007 CodeSourcery.
|
|
* Written by Paul Brook
|
|
*
|
|
* This code is licensed under the GPL.
|
|
*/
|
|
|
|
#ifdef ARITH_GE
|
|
#define GE_ARG , void *gep
|
|
#define DECLARE_GE uint32_t ge = 0
|
|
#define SET_GE *(uint32_t *)gep = ge
|
|
#else
|
|
#define GE_ARG
|
|
#define DECLARE_GE do{}while(0)
|
|
#define SET_GE do{}while(0)
|
|
#endif
|
|
|
|
#define RESULT(val, n, width) \
|
|
res |= ((uint32_t)(glue(glue(uint,width),_t))(val)) << (n * width)
|
|
|
|
uint32_t HELPER(glue(PFX,add16))(uint32_t a, uint32_t b GE_ARG)
|
|
{
|
|
uint32_t res = 0;
|
|
DECLARE_GE;
|
|
|
|
ADD16(a, b, 0);
|
|
ADD16(a >> 16, b >> 16, 1);
|
|
SET_GE;
|
|
return res;
|
|
}
|
|
|
|
uint32_t HELPER(glue(PFX,add8))(uint32_t a, uint32_t b GE_ARG)
|
|
{
|
|
uint32_t res = 0;
|
|
DECLARE_GE;
|
|
|
|
ADD8(a, b, 0);
|
|
ADD8(a >> 8, b >> 8, 1);
|
|
ADD8(a >> 16, b >> 16, 2);
|
|
ADD8(a >> 24, b >> 24, 3);
|
|
SET_GE;
|
|
return res;
|
|
}
|
|
|
|
uint32_t HELPER(glue(PFX,sub16))(uint32_t a, uint32_t b GE_ARG)
|
|
{
|
|
uint32_t res = 0;
|
|
DECLARE_GE;
|
|
|
|
SUB16(a, b, 0);
|
|
SUB16(a >> 16, b >> 16, 1);
|
|
SET_GE;
|
|
return res;
|
|
}
|
|
|
|
uint32_t HELPER(glue(PFX,sub8))(uint32_t a, uint32_t b GE_ARG)
|
|
{
|
|
uint32_t res = 0;
|
|
DECLARE_GE;
|
|
|
|
SUB8(a, b, 0);
|
|
SUB8(a >> 8, b >> 8, 1);
|
|
SUB8(a >> 16, b >> 16, 2);
|
|
SUB8(a >> 24, b >> 24, 3);
|
|
SET_GE;
|
|
return res;
|
|
}
|
|
|
|
uint32_t HELPER(glue(PFX,subaddx))(uint32_t a, uint32_t b GE_ARG)
|
|
{
|
|
uint32_t res = 0;
|
|
DECLARE_GE;
|
|
|
|
ADD16(a, b >> 16, 0);
|
|
SUB16(a >> 16, b, 1);
|
|
SET_GE;
|
|
return res;
|
|
}
|
|
|
|
uint32_t HELPER(glue(PFX,addsubx))(uint32_t a, uint32_t b GE_ARG)
|
|
{
|
|
uint32_t res = 0;
|
|
DECLARE_GE;
|
|
|
|
SUB16(a, b >> 16, 0);
|
|
ADD16(a >> 16, b, 1);
|
|
SET_GE;
|
|
return res;
|
|
}
|
|
|
|
#undef GE_ARG
|
|
#undef DECLARE_GE
|
|
#undef SET_GE
|
|
#undef RESULT
|
|
|
|
#undef ARITH_GE
|
|
#undef PFX
|
|
#undef ADD16
|
|
#undef SUB16
|
|
#undef ADD8
|
|
#undef SUB8
|