mirror of
https://github.com/qemu/qemu.git
synced 2025-10-31 04:06:46 +00:00
3539d84df1
It may be arm-compat-semihosting but more than one architecture uses it so lets move the tests into the multiarch area. We gate it on the feature and split the semicall.h header between the arches. Also clean-up a bit of the Makefile messing about to one common set of runners. Signed-off-by: Alex Bennée <alex.bennee@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20210323165308.15244-6-alex.bennee@linaro.org>
23 lines
524 B
C
23 lines
524 B
C
/*
|
|
* Semihosting Tests - RiscV64 Helper
|
|
*
|
|
* Copyright (c) 2021
|
|
* Written by Alex Bennée <alex.bennee@linaro.org>
|
|
*
|
|
* SPDX-License-Identifier: GPL-3.0-or-later
|
|
*/
|
|
|
|
uintptr_t __semi_call(uintptr_t type, uintptr_t arg0)
|
|
{
|
|
register uintptr_t t asm("a0") = type;
|
|
register uintptr_t a0 asm("a1") = arg0;
|
|
asm(".option norvc\n\t"
|
|
".balign 16\n\t"
|
|
"slli zero, zero, 0x1f\n\t"
|
|
"ebreak\n\t"
|
|
"srai zero, zero, 0x7\n\t"
|
|
: "=r" (t)
|
|
: "r" (t), "r" (a0));
|
|
return t;
|
|
}
|