mirror of
				https://github.com/qemu/qemu.git
				synced 2025-10-31 20:44:16 +00:00 
			
		
		
		
	 a2b0a27d33
			
		
	
	
		a2b0a27d33
		
	
	
	
	
		
			
			To ease maintenance, move all TCG specific files under the tcg/ sub-directory. Adapt the Meson machinery. The following prototypes: - mips_tcg_init() - mips_cpu_do_unaligned_access() - mips_cpu_do_transaction_failed() can now be restricted to the "tcg-internal.h" header. Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Message-Id: <20210428170410.479308-29-f4bug@amsat.org>
		
			
				
	
	
		
			30 lines
		
	
	
		
			985 B
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			30 lines
		
	
	
		
			985 B
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| # MIPS SIMD Architecture Module instruction set
 | |
| #
 | |
| # Copyright (C) 2020  Philippe Mathieu-Daudé
 | |
| #
 | |
| # SPDX-License-Identifier: LGPL-2.1-or-later
 | |
| #
 | |
| # Reference:
 | |
| #       MIPS Architecture for Programmers Volume IV-j
 | |
| #       The MIPS32 SIMD Architecture Module, Revision 1.12
 | |
| #       (Document Number: MD00866-2B-MSA32-AFP-01.12)
 | |
| #
 | |
| 
 | |
| &rtype              rs rt rd sa
 | |
| 
 | |
| &msa_bz             df wt s16
 | |
| 
 | |
| @lsa                ...... rs:5 rt:5 rd:5 ... sa:2 ......   &rtype
 | |
| @bz                 ...... ... ..   wt:5 s16:16             &msa_bz df=3
 | |
| @bz_df              ...... ... df:2 wt:5 s16:16             &msa_bz
 | |
| 
 | |
| LSA                 000000 ..... ..... ..... 000 .. 000101  @lsa
 | |
| 
 | |
| BZ_V                010001 01011  ..... ................    @bz
 | |
| BNZ_V               010001 01111  ..... ................    @bz
 | |
| 
 | |
| BZ_x                010001 110 .. ..... ................    @bz_df
 | |
| BNZ_x               010001 111 .. ..... ................    @bz_df
 | |
| 
 | |
| MSA                 011110 --------------------------
 |