mirror of
https://github.com/qemu/qemu.git
synced 2025-07-30 16:37:00 +00:00
f90747c4e8
This patch allows the creation of a GICv3 node with 1 or 2 redistributor regions depending on the number of smu_cpus. The second redistributor region is located just after the existing RAM region, at 256GB and contains up to up to 512 vcpus. Please refer to kernel documentation for further node details: Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt Signed-off-by: Eric Auger <eric.auger@redhat.com> Reviewed-by: Andrew Jones <drjones@redhat.com> Message-id: 1529072910-16156-6-git-send-email-eric.auger@redhat.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
148 lines
4.0 KiB
C
148 lines
4.0 KiB
C
/*
|
|
*
|
|
* Copyright (c) 2015 Linaro Limited
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2 or later, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*
|
|
* Emulate a virtual board which works by passing Linux all the information
|
|
* it needs about what devices are present via the device tree.
|
|
* There are some restrictions about what we can do here:
|
|
* + we can only present devices whose Linux drivers will work based
|
|
* purely on the device tree with no platform data at all
|
|
* + we want to present a very stripped-down minimalist platform,
|
|
* both because this reduces the security attack surface from the guest
|
|
* and also because it reduces our exposure to being broken when
|
|
* the kernel updates its device tree bindings and requires further
|
|
* information in a device binding that we aren't providing.
|
|
* This is essentially the same approach kvmtool uses.
|
|
*/
|
|
|
|
#ifndef QEMU_ARM_VIRT_H
|
|
#define QEMU_ARM_VIRT_H
|
|
|
|
#include "qemu-common.h"
|
|
#include "exec/hwaddr.h"
|
|
#include "qemu/notify.h"
|
|
#include "hw/boards.h"
|
|
#include "hw/arm/arm.h"
|
|
#include "sysemu/kvm.h"
|
|
#include "hw/intc/arm_gicv3_common.h"
|
|
|
|
#define NUM_GICV2M_SPIS 64
|
|
#define NUM_VIRTIO_TRANSPORTS 32
|
|
#define NUM_SMMU_IRQS 4
|
|
|
|
#define ARCH_GICV3_MAINT_IRQ 9
|
|
|
|
#define ARCH_TIMER_VIRT_IRQ 11
|
|
#define ARCH_TIMER_S_EL1_IRQ 13
|
|
#define ARCH_TIMER_NS_EL1_IRQ 14
|
|
#define ARCH_TIMER_NS_EL2_IRQ 10
|
|
|
|
#define VIRTUAL_PMU_IRQ 7
|
|
|
|
#define PPI(irq) ((irq) + 16)
|
|
|
|
enum {
|
|
VIRT_FLASH,
|
|
VIRT_MEM,
|
|
VIRT_CPUPERIPHS,
|
|
VIRT_GIC_DIST,
|
|
VIRT_GIC_CPU,
|
|
VIRT_GIC_V2M,
|
|
VIRT_GIC_ITS,
|
|
VIRT_GIC_REDIST,
|
|
VIRT_GIC_REDIST2,
|
|
VIRT_SMMU,
|
|
VIRT_UART,
|
|
VIRT_MMIO,
|
|
VIRT_RTC,
|
|
VIRT_FW_CFG,
|
|
VIRT_PCIE,
|
|
VIRT_PCIE_MMIO,
|
|
VIRT_PCIE_PIO,
|
|
VIRT_PCIE_ECAM,
|
|
VIRT_PLATFORM_BUS,
|
|
VIRT_PCIE_MMIO_HIGH,
|
|
VIRT_GPIO,
|
|
VIRT_SECURE_UART,
|
|
VIRT_SECURE_MEM,
|
|
};
|
|
|
|
typedef enum VirtIOMMUType {
|
|
VIRT_IOMMU_NONE,
|
|
VIRT_IOMMU_SMMUV3,
|
|
VIRT_IOMMU_VIRTIO,
|
|
} VirtIOMMUType;
|
|
|
|
typedef struct MemMapEntry {
|
|
hwaddr base;
|
|
hwaddr size;
|
|
} MemMapEntry;
|
|
|
|
typedef struct {
|
|
MachineClass parent;
|
|
bool disallow_affinity_adjustment;
|
|
bool no_its;
|
|
bool no_pmu;
|
|
bool claim_edge_triggered_timers;
|
|
bool smbios_old_sys_ver;
|
|
} VirtMachineClass;
|
|
|
|
typedef struct {
|
|
MachineState parent;
|
|
Notifier machine_done;
|
|
DeviceState *platform_bus_dev;
|
|
FWCfgState *fw_cfg;
|
|
bool secure;
|
|
bool highmem;
|
|
bool its;
|
|
bool virt;
|
|
int32_t gic_version;
|
|
VirtIOMMUType iommu;
|
|
struct arm_boot_info bootinfo;
|
|
const MemMapEntry *memmap;
|
|
const int *irqmap;
|
|
int smp_cpus;
|
|
void *fdt;
|
|
int fdt_size;
|
|
uint32_t clock_phandle;
|
|
uint32_t gic_phandle;
|
|
uint32_t msi_phandle;
|
|
uint32_t iommu_phandle;
|
|
int psci_conduit;
|
|
} VirtMachineState;
|
|
|
|
#define TYPE_VIRT_MACHINE MACHINE_TYPE_NAME("virt")
|
|
#define VIRT_MACHINE(obj) \
|
|
OBJECT_CHECK(VirtMachineState, (obj), TYPE_VIRT_MACHINE)
|
|
#define VIRT_MACHINE_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(VirtMachineClass, obj, TYPE_VIRT_MACHINE)
|
|
#define VIRT_MACHINE_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(VirtMachineClass, klass, TYPE_VIRT_MACHINE)
|
|
|
|
void virt_acpi_setup(VirtMachineState *vms);
|
|
|
|
/* Return the number of used redistributor regions */
|
|
static inline int virt_gicv3_redist_region_count(VirtMachineState *vms)
|
|
{
|
|
uint32_t redist0_capacity =
|
|
vms->memmap[VIRT_GIC_REDIST].size / GICV3_REDIST_SIZE;
|
|
|
|
assert(vms->gic_version == 3);
|
|
|
|
return vms->smp_cpus > redist0_capacity ? 2 : 1;
|
|
}
|
|
|
|
#endif /* QEMU_ARM_VIRT_H */
|