mirror of
				https://github.com/qemu/qemu.git
				synced 2025-10-31 12:07:31 +00:00 
			
		
		
		
	 1a987a1d5f
			
		
	
	
		1a987a1d5f
		
			
		
	
	
	
	
		
			
			Signed-off-by: Jim Wilson <jimw@sifive.com> Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
		
			
				
	
	
		
			48 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			XML
		
	
	
	
	
	
			
		
		
	
	
			48 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			XML
		
	
	
	
	
	
| <?xml version="1.0"?>
 | |
| <!-- Copyright (C) 2018-2019 Free Software Foundation, Inc.
 | |
| 
 | |
|      Copying and distribution of this file, with or without modification,
 | |
|      are permitted in any medium without royalty provided the copyright
 | |
|      notice and this notice are preserved.  -->
 | |
| 
 | |
| <!-- Register numbers are hard-coded in order to maintain backward
 | |
|      compatibility with older versions of tools that didn't use xml
 | |
|      register descriptions.  -->
 | |
| 
 | |
| <!DOCTYPE feature SYSTEM "gdb-target.dtd">
 | |
| <feature name="org.gnu.gdb.riscv.cpu">
 | |
|   <reg name="zero" bitsize="32" type="int" regnum="0"/>
 | |
|   <reg name="ra" bitsize="32" type="code_ptr"/>
 | |
|   <reg name="sp" bitsize="32" type="data_ptr"/>
 | |
|   <reg name="gp" bitsize="32" type="data_ptr"/>
 | |
|   <reg name="tp" bitsize="32" type="data_ptr"/>
 | |
|   <reg name="t0" bitsize="32" type="int"/>
 | |
|   <reg name="t1" bitsize="32" type="int"/>
 | |
|   <reg name="t2" bitsize="32" type="int"/>
 | |
|   <reg name="fp" bitsize="32" type="data_ptr"/>
 | |
|   <reg name="s1" bitsize="32" type="int"/>
 | |
|   <reg name="a0" bitsize="32" type="int"/>
 | |
|   <reg name="a1" bitsize="32" type="int"/>
 | |
|   <reg name="a2" bitsize="32" type="int"/>
 | |
|   <reg name="a3" bitsize="32" type="int"/>
 | |
|   <reg name="a4" bitsize="32" type="int"/>
 | |
|   <reg name="a5" bitsize="32" type="int"/>
 | |
|   <reg name="a6" bitsize="32" type="int"/>
 | |
|   <reg name="a7" bitsize="32" type="int"/>
 | |
|   <reg name="s2" bitsize="32" type="int"/>
 | |
|   <reg name="s3" bitsize="32" type="int"/>
 | |
|   <reg name="s4" bitsize="32" type="int"/>
 | |
|   <reg name="s5" bitsize="32" type="int"/>
 | |
|   <reg name="s6" bitsize="32" type="int"/>
 | |
|   <reg name="s7" bitsize="32" type="int"/>
 | |
|   <reg name="s8" bitsize="32" type="int"/>
 | |
|   <reg name="s9" bitsize="32" type="int"/>
 | |
|   <reg name="s10" bitsize="32" type="int"/>
 | |
|   <reg name="s11" bitsize="32" type="int"/>
 | |
|   <reg name="t3" bitsize="32" type="int"/>
 | |
|   <reg name="t4" bitsize="32" type="int"/>
 | |
|   <reg name="t5" bitsize="32" type="int"/>
 | |
|   <reg name="t6" bitsize="32" type="int"/>
 | |
|   <reg name="pc" bitsize="32" type="code_ptr"/>
 | |
| </feature>
 |