mirror of
				https://github.com/qemu/qemu.git
				synced 2025-10-31 04:06:46 +00:00 
			
		
		
		
	 fcf5ef2ab5
			
		
	
	
		fcf5ef2ab5
		
	
	
	
	
		
			
			We've currently got 18 architectures in QEMU, and thus 18 target-xxx folders in the root folder of the QEMU source tree. More architectures (e.g. RISC-V, AVR) are likely to be included soon, too, so the main folder of the QEMU sources slowly gets quite overcrowded with the target-xxx folders. To disburden the main folder a little bit, let's move the target-xxx folders into a dedicated target/ folder, so that target-xxx/ simply becomes target/xxx/ instead. Acked-by: Laurent Vivier <laurent@vivier.eu> [m68k part] Acked-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de> [tricore part] Acked-by: Michael Walle <michael@walle.cc> [lm32 part] Acked-by: Cornelia Huck <cornelia.huck@de.ibm.com> [s390x part] Reviewed-by: Christian Borntraeger <borntraeger@de.ibm.com> [s390x part] Acked-by: Eduardo Habkost <ehabkost@redhat.com> [i386 part] Acked-by: Artyom Tarasenko <atar4qemu@gmail.com> [sparc part] Acked-by: Richard Henderson <rth@twiddle.net> [alpha part] Acked-by: Max Filippov <jcmvbkbc@gmail.com> [xtensa part] Reviewed-by: David Gibson <david@gibson.dropbear.id.au> [ppc part] Acked-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> [crisµblaze part] Acked-by: Guan Xuetao <gxt@mprc.pku.edu.cn> [unicore32 part] Signed-off-by: Thomas Huth <thuth@redhat.com>
		
			
				
	
	
		
			53 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			53 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * QEMU LatticeMico32 CPU
 | |
|  *
 | |
|  * Copyright (c) 2012 SUSE LINUX Products GmbH
 | |
|  *
 | |
|  * This library is free software; you can redistribute it and/or
 | |
|  * modify it under the terms of the GNU Lesser General Public
 | |
|  * License as published by the Free Software Foundation; either
 | |
|  * version 2.1 of the License, or (at your option) any later version.
 | |
|  *
 | |
|  * This library is distributed in the hope that it will be useful,
 | |
|  * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 | |
|  * Lesser General Public License for more details.
 | |
|  *
 | |
|  * You should have received a copy of the GNU Lesser General Public
 | |
|  * License along with this library; if not, see
 | |
|  * <http://www.gnu.org/licenses/lgpl-2.1.html>
 | |
|  */
 | |
| #ifndef QEMU_LM32_CPU_QOM_H
 | |
| #define QEMU_LM32_CPU_QOM_H
 | |
| 
 | |
| #include "qom/cpu.h"
 | |
| 
 | |
| #define TYPE_LM32_CPU "lm32-cpu"
 | |
| 
 | |
| #define LM32_CPU_CLASS(klass) \
 | |
|     OBJECT_CLASS_CHECK(LM32CPUClass, (klass), TYPE_LM32_CPU)
 | |
| #define LM32_CPU(obj) \
 | |
|     OBJECT_CHECK(LM32CPU, (obj), TYPE_LM32_CPU)
 | |
| #define LM32_CPU_GET_CLASS(obj) \
 | |
|     OBJECT_GET_CLASS(LM32CPUClass, (obj), TYPE_LM32_CPU)
 | |
| 
 | |
| /**
 | |
|  * LM32CPUClass:
 | |
|  * @parent_realize: The parent class' realize handler.
 | |
|  * @parent_reset: The parent class' reset handler.
 | |
|  *
 | |
|  * A LatticeMico32 CPU model.
 | |
|  */
 | |
| typedef struct LM32CPUClass {
 | |
|     /*< private >*/
 | |
|     CPUClass parent_class;
 | |
|     /*< public >*/
 | |
| 
 | |
|     DeviceRealize parent_realize;
 | |
|     void (*parent_reset)(CPUState *cpu);
 | |
| } LM32CPUClass;
 | |
| 
 | |
| typedef struct LM32CPU LM32CPU;
 | |
| 
 | |
| #endif
 |