mirror of
				https://github.com/qemu/qemu.git
				synced 2025-10-31 20:44:16 +00:00 
			
		
		
		
	 df79b996a7
			
		
	
	
		df79b996a7
		
	
	
	
	
		
			
			Allow qemu to build on 32-bit hosts without 64-bit atomic ops. Even if we only allow 32-bit hosts to multi-thread emulate 32-bit guests, we still need some way to handle the 32-bit guest using a 64-bit atomic operation. Do so by dropping back to single-step. Reviewed-by: Emilio G. Cota <cota@braap.org> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Signed-off-by: Richard Henderson <rth@twiddle.net>
		
			
				
	
	
		
			162 lines
		
	
	
		
			4.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			162 lines
		
	
	
		
			4.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Tiny Code Generator for QEMU
 | |
|  *
 | |
|  * Copyright (c) 2008 Fabrice Bellard
 | |
|  *
 | |
|  * Permission is hereby granted, free of charge, to any person obtaining a copy
 | |
|  * of this software and associated documentation files (the "Software"), to deal
 | |
|  * in the Software without restriction, including without limitation the rights
 | |
|  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 | |
|  * copies of the Software, and to permit persons to whom the Software is
 | |
|  * furnished to do so, subject to the following conditions:
 | |
|  *
 | |
|  * The above copyright notice and this permission notice shall be included in
 | |
|  * all copies or substantial portions of the Software.
 | |
|  *
 | |
|  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 | |
|  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 | |
|  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 | |
|  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 | |
|  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 | |
|  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 | |
|  * THE SOFTWARE.
 | |
|  */
 | |
| #include "qemu/osdep.h"
 | |
| #include "qemu/host-utils.h"
 | |
| #include "cpu.h"
 | |
| #include "exec/helper-proto.h"
 | |
| #include "exec/cpu_ldst.h"
 | |
| #include "exec/exec-all.h"
 | |
| 
 | |
| /* 32-bit helpers */
 | |
| 
 | |
| int32_t HELPER(div_i32)(int32_t arg1, int32_t arg2)
 | |
| {
 | |
|     return arg1 / arg2;
 | |
| }
 | |
| 
 | |
| int32_t HELPER(rem_i32)(int32_t arg1, int32_t arg2)
 | |
| {
 | |
|     return arg1 % arg2;
 | |
| }
 | |
| 
 | |
| uint32_t HELPER(divu_i32)(uint32_t arg1, uint32_t arg2)
 | |
| {
 | |
|     return arg1 / arg2;
 | |
| }
 | |
| 
 | |
| uint32_t HELPER(remu_i32)(uint32_t arg1, uint32_t arg2)
 | |
| {
 | |
|     return arg1 % arg2;
 | |
| }
 | |
| 
 | |
| /* 64-bit helpers */
 | |
| 
 | |
| uint64_t HELPER(shl_i64)(uint64_t arg1, uint64_t arg2)
 | |
| {
 | |
|     return arg1 << arg2;
 | |
| }
 | |
| 
 | |
| uint64_t HELPER(shr_i64)(uint64_t arg1, uint64_t arg2)
 | |
| {
 | |
|     return arg1 >> arg2;
 | |
| }
 | |
| 
 | |
| int64_t HELPER(sar_i64)(int64_t arg1, int64_t arg2)
 | |
| {
 | |
|     return arg1 >> arg2;
 | |
| }
 | |
| 
 | |
| int64_t HELPER(div_i64)(int64_t arg1, int64_t arg2)
 | |
| {
 | |
|     return arg1 / arg2;
 | |
| }
 | |
| 
 | |
| int64_t HELPER(rem_i64)(int64_t arg1, int64_t arg2)
 | |
| {
 | |
|     return arg1 % arg2;
 | |
| }
 | |
| 
 | |
| uint64_t HELPER(divu_i64)(uint64_t arg1, uint64_t arg2)
 | |
| {
 | |
|     return arg1 / arg2;
 | |
| }
 | |
| 
 | |
| uint64_t HELPER(remu_i64)(uint64_t arg1, uint64_t arg2)
 | |
| {
 | |
|     return arg1 % arg2;
 | |
| }
 | |
| 
 | |
| uint64_t HELPER(muluh_i64)(uint64_t arg1, uint64_t arg2)
 | |
| {
 | |
|     uint64_t l, h;
 | |
|     mulu64(&l, &h, arg1, arg2);
 | |
|     return h;
 | |
| }
 | |
| 
 | |
| int64_t HELPER(mulsh_i64)(int64_t arg1, int64_t arg2)
 | |
| {
 | |
|     uint64_t l, h;
 | |
|     muls64(&l, &h, arg1, arg2);
 | |
|     return h;
 | |
| }
 | |
| 
 | |
| void HELPER(exit_atomic)(CPUArchState *env)
 | |
| {
 | |
|     cpu_loop_exit_atomic(ENV_GET_CPU(env), GETPC());
 | |
| }
 | |
| 
 | |
| #ifndef CONFIG_SOFTMMU
 | |
| /* The softmmu versions of these helpers are in cputlb.c.  */
 | |
| 
 | |
| /* Do not allow unaligned operations to proceed.  Return the host address.  */
 | |
| static void *atomic_mmu_lookup(CPUArchState *env, target_ulong addr,
 | |
|                                int size, uintptr_t retaddr)
 | |
| {
 | |
|     /* Enforce qemu required alignment.  */
 | |
|     if (unlikely(addr & (size - 1))) {
 | |
|         cpu_loop_exit_atomic(ENV_GET_CPU(env), retaddr);
 | |
|     }
 | |
|     return g2h(addr);
 | |
| }
 | |
| 
 | |
| /* Macro to call the above, with local variables from the use context.  */
 | |
| #define ATOMIC_MMU_LOOKUP  atomic_mmu_lookup(env, addr, DATA_SIZE, GETPC())
 | |
| 
 | |
| #define ATOMIC_NAME(X)   HELPER(glue(glue(atomic_ ## X, SUFFIX), END))
 | |
| #define EXTRA_ARGS
 | |
| 
 | |
| #define DATA_SIZE 1
 | |
| #include "atomic_template.h"
 | |
| 
 | |
| #define DATA_SIZE 2
 | |
| #include "atomic_template.h"
 | |
| 
 | |
| #define DATA_SIZE 4
 | |
| #include "atomic_template.h"
 | |
| 
 | |
| #ifdef CONFIG_ATOMIC64
 | |
| #define DATA_SIZE 8
 | |
| #include "atomic_template.h"
 | |
| #endif
 | |
| 
 | |
| /* The following is only callable from other helpers, and matches up
 | |
|    with the softmmu version.  */
 | |
| 
 | |
| #ifdef CONFIG_ATOMIC128
 | |
| 
 | |
| #undef EXTRA_ARGS
 | |
| #undef ATOMIC_NAME
 | |
| #undef ATOMIC_MMU_LOOKUP
 | |
| 
 | |
| #define EXTRA_ARGS     , TCGMemOpIdx oi, uintptr_t retaddr
 | |
| #define ATOMIC_NAME(X) \
 | |
|     HELPER(glue(glue(glue(atomic_ ## X, SUFFIX), END), _mmu))
 | |
| #define ATOMIC_MMU_LOOKUP  atomic_mmu_lookup(env, addr, DATA_SIZE, retaddr)
 | |
| 
 | |
| #define DATA_SIZE 16
 | |
| #include "atomic_template.h"
 | |
| #endif /* CONFIG_ATOMIC128 */
 | |
| 
 | |
| #endif /* !CONFIG_SOFTMMU */
 |