mirror of
https://github.com/qemu/qemu.git
synced 2025-08-02 04:35:42 +00:00
a8d2532645
No header includes qemu-common.h after this commit, as prescribed by qemu-common.h's file comment. Signed-off-by: Markus Armbruster <armbru@redhat.com> Message-Id: <20190523143508.25387-5-armbru@redhat.com> [Rebased with conflicts resolved automatically, except for include/hw/arm/xlnx-zynqmp.h hw/arm/nrf51_soc.c hw/arm/msf2-soc.c block/qcow2-refcount.c block/qcow2-cluster.c block/qcow2-cache.c target/arm/cpu.h target/lm32/cpu.h target/m68k/cpu.h target/mips/cpu.h target/moxie/cpu.h target/nios2/cpu.h target/openrisc/cpu.h target/riscv/cpu.h target/tilegx/cpu.h target/tricore/cpu.h target/unicore32/cpu.h target/xtensa/cpu.h; bsd-user/main.c and net/tap-bsd.c fixed up]
42 lines
978 B
C
42 lines
978 B
C
#ifndef ALLWINNER_H_
|
|
|
|
#include "qemu/error-report.h"
|
|
#include "hw/char/serial.h"
|
|
#include "hw/arm/boot.h"
|
|
#include "hw/timer/allwinner-a10-pit.h"
|
|
#include "hw/intc/allwinner-a10-pic.h"
|
|
#include "hw/net/allwinner_emac.h"
|
|
#include "hw/ide/pci.h"
|
|
#include "hw/ide/ahci.h"
|
|
|
|
#include "sysemu/sysemu.h"
|
|
|
|
|
|
#define AW_A10_PIC_REG_BASE 0x01c20400
|
|
#define AW_A10_PIT_REG_BASE 0x01c20c00
|
|
#define AW_A10_UART0_REG_BASE 0x01c28000
|
|
#define AW_A10_EMAC_BASE 0x01c0b000
|
|
#define AW_A10_SATA_BASE 0x01c18000
|
|
|
|
#define AW_A10_SDRAM_BASE 0x40000000
|
|
|
|
#define TYPE_AW_A10 "allwinner-a10"
|
|
#define AW_A10(obj) OBJECT_CHECK(AwA10State, (obj), TYPE_AW_A10)
|
|
|
|
typedef struct AwA10State {
|
|
/*< private >*/
|
|
DeviceState parent_obj;
|
|
/*< public >*/
|
|
|
|
ARMCPU cpu;
|
|
qemu_irq irq[AW_A10_PIC_INT_NR];
|
|
AwA10PITState timer;
|
|
AwA10PICState intc;
|
|
AwEmacState emac;
|
|
AllwinnerAHCIState sata;
|
|
MemoryRegion sram_a;
|
|
} AwA10State;
|
|
|
|
#define ALLWINNER_H_
|
|
#endif
|