mirror of
				https://github.com/qemu/qemu.git
				synced 2025-10-31 12:07:31 +00:00 
			
		
		
		
	 0ca9fa2e3c
			
		
	
	
		0ca9fa2e3c
		
	
	
	
	
		
			
			Add OpenRISC Multicore PIC which handles inter processor interrupts (IPI) between cores. In OpenRISC all device interrupts are routed to each core enabling this device to be simple. Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Stafford Horne <shorne@gmail.com>
		
			
				
	
	
		
			47 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			Makefile
		
	
	
	
	
	
			
		
		
	
	
			47 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			Makefile
		
	
	
	
	
	
| common-obj-$(CONFIG_HEATHROW_PIC) += heathrow_pic.o
 | |
| common-obj-$(CONFIG_I8259) += i8259_common.o i8259.o
 | |
| common-obj-$(CONFIG_PL190) += pl190.o
 | |
| common-obj-$(CONFIG_PUV3) += puv3_intc.o
 | |
| common-obj-$(CONFIG_XILINX) += xilinx_intc.o
 | |
| common-obj-$(CONFIG_ETRAXFS) += etraxfs_pic.o
 | |
| common-obj-$(CONFIG_IMX) += imx_avic.o
 | |
| common-obj-$(CONFIG_LM32) += lm32_pic.o
 | |
| common-obj-$(CONFIG_REALVIEW) += realview_gic.o
 | |
| common-obj-$(CONFIG_SLAVIO) += slavio_intctl.o
 | |
| common-obj-$(CONFIG_IOAPIC) += ioapic_common.o
 | |
| common-obj-$(CONFIG_ARM_GIC) += arm_gic_common.o
 | |
| common-obj-$(CONFIG_ARM_GIC) += arm_gic.o
 | |
| common-obj-$(CONFIG_ARM_GIC) += arm_gicv2m.o
 | |
| common-obj-$(CONFIG_ARM_GIC) += arm_gicv3_common.o
 | |
| common-obj-$(CONFIG_ARM_GIC) += arm_gicv3.o
 | |
| common-obj-$(CONFIG_ARM_GIC) += arm_gicv3_dist.o
 | |
| common-obj-$(CONFIG_ARM_GIC) += arm_gicv3_redist.o
 | |
| common-obj-$(CONFIG_ARM_GIC) += arm_gicv3_its_common.o
 | |
| common-obj-$(CONFIG_OPENPIC) += openpic.o
 | |
| common-obj-y += intc.o
 | |
| 
 | |
| obj-$(CONFIG_APIC) += apic.o apic_common.o
 | |
| obj-$(CONFIG_ARM_GIC_KVM) += arm_gic_kvm.o
 | |
| obj-$(call land,$(CONFIG_ARM_GIC_KVM),$(TARGET_AARCH64)) += arm_gicv3_kvm.o
 | |
| obj-$(call land,$(CONFIG_ARM_GIC_KVM),$(TARGET_AARCH64)) += arm_gicv3_its_kvm.o
 | |
| obj-$(CONFIG_ARM_V7M) += armv7m_nvic.o
 | |
| obj-$(CONFIG_EXYNOS4) += exynos4210_gic.o exynos4210_combiner.o
 | |
| obj-$(CONFIG_GRLIB) += grlib_irqmp.o
 | |
| obj-$(CONFIG_IOAPIC) += ioapic.o
 | |
| obj-$(CONFIG_OMAP) += omap_intc.o
 | |
| obj-$(CONFIG_OPENPIC_KVM) += openpic_kvm.o
 | |
| obj-$(CONFIG_RASPI) += bcm2835_ic.o bcm2836_control.o
 | |
| obj-$(CONFIG_SH4) += sh_intc.o
 | |
| obj-$(CONFIG_XICS) += xics.o
 | |
| obj-$(CONFIG_XICS_SPAPR) += xics_spapr.o
 | |
| obj-$(CONFIG_XICS_KVM) += xics_kvm.o
 | |
| obj-$(CONFIG_POWERNV) += xics_pnv.o
 | |
| obj-$(CONFIG_ALLWINNER_A10_PIC) += allwinner-a10-pic.o
 | |
| obj-$(CONFIG_S390_FLIC) += s390_flic.o
 | |
| obj-$(CONFIG_S390_FLIC_KVM) += s390_flic_kvm.o
 | |
| obj-$(CONFIG_ASPEED_SOC) += aspeed_vic.o
 | |
| obj-$(CONFIG_ARM_GIC) += arm_gicv3_cpuif.o
 | |
| obj-$(CONFIG_MIPS_CPS) += mips_gic.o
 | |
| obj-$(CONFIG_NIOS2) += nios2_iic.o
 | |
| obj-$(CONFIG_OMPIC) += ompic.o
 |