mirror of
https://github.com/qemu/qemu.git
synced 2025-10-31 04:06:46 +00:00
8110fa1d94
Generated using: $ ./scripts/codeconverter/converter.py -i \ --pattern=TypeCheckMacro $(git grep -l '' -- '*.[ch]') Reviewed-by: Daniel P. Berrangé <berrange@redhat.com> Reviewed-by: Juan Quintela <quintela@redhat.com> Message-Id: <20200831210740.126168-12-ehabkost@redhat.com> Reviewed-by: Juan Quintela <quintela@redhat.com> Message-Id: <20200831210740.126168-13-ehabkost@redhat.com> Message-Id: <20200831210740.126168-14-ehabkost@redhat.com> Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
57 lines
1.4 KiB
C
57 lines
1.4 KiB
C
/*
|
|
* Spike machine interface
|
|
*
|
|
* Copyright (c) 2017 SiFive, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2 or later, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef HW_RISCV_SPIKE_H
|
|
#define HW_RISCV_SPIKE_H
|
|
|
|
#include "hw/riscv/riscv_hart.h"
|
|
#include "hw/sysbus.h"
|
|
#include "qom/object.h"
|
|
|
|
#define SPIKE_CPUS_MAX 8
|
|
#define SPIKE_SOCKETS_MAX 8
|
|
|
|
#define TYPE_SPIKE_MACHINE MACHINE_TYPE_NAME("spike")
|
|
typedef struct SpikeState SpikeState;
|
|
DECLARE_INSTANCE_CHECKER(SpikeState, SPIKE_MACHINE,
|
|
TYPE_SPIKE_MACHINE)
|
|
|
|
struct SpikeState {
|
|
/*< private >*/
|
|
MachineState parent;
|
|
|
|
/*< public >*/
|
|
RISCVHartArrayState soc[SPIKE_SOCKETS_MAX];
|
|
void *fdt;
|
|
int fdt_size;
|
|
};
|
|
|
|
enum {
|
|
SPIKE_MROM,
|
|
SPIKE_CLINT,
|
|
SPIKE_DRAM
|
|
};
|
|
|
|
#if defined(TARGET_RISCV32)
|
|
#define SPIKE_V1_10_0_CPU TYPE_RISCV_CPU_BASE32
|
|
#elif defined(TARGET_RISCV64)
|
|
#define SPIKE_V1_10_0_CPU TYPE_RISCV_CPU_BASE64
|
|
#endif
|
|
|
|
#endif
|