mirror of
https://github.com/qemu/qemu.git
synced 2025-10-31 12:07:31 +00:00
446587a914
For SSE-300, the SYSINFO register block has two new registers: * SYS_CONFIG1 indicates the config for a potential CPU2 and CPU3; since the SSE-300 can only be configured with a single CPU it is always zero * IIDR is the subsystem implementation identity register; its value is set by the SoC integrator, so we plumb this in from the armsse.c code as we do with SYS_VERSION and SYS_CONFIG Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Tested-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20210219144617.4782-11-peter.maydell@linaro.org
46 lines
1.1 KiB
C
46 lines
1.1 KiB
C
/*
|
|
* ARM IoTKit system information block
|
|
*
|
|
* Copyright (c) 2018 Linaro Limited
|
|
* Written by Peter Maydell
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
/*
|
|
* This is a model of the "system information block" which is part of the
|
|
* Arm IoTKit and documented in
|
|
* https://developer.arm.com/documentation/ecm0601256/latest
|
|
* QEMU interface:
|
|
* + QOM property "SYS_VERSION": value to use for SYS_VERSION register
|
|
* + QOM property "SYS_CONFIG": value to use for SYS_CONFIG register
|
|
* + sysbus MMIO region 0: the system information register bank
|
|
*/
|
|
|
|
#ifndef HW_MISC_IOTKIT_SYSINFO_H
|
|
#define HW_MISC_IOTKIT_SYSINFO_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_IOTKIT_SYSINFO "iotkit-sysinfo"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(IoTKitSysInfo, IOTKIT_SYSINFO)
|
|
|
|
struct IoTKitSysInfo {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
|
|
/*< public >*/
|
|
MemoryRegion iomem;
|
|
|
|
/* Properties */
|
|
uint32_t sys_version;
|
|
uint32_t sys_config;
|
|
uint32_t sse_version;
|
|
uint32_t iidr;
|
|
};
|
|
|
|
#endif
|