Proxmox-Port/qemu
1
0
Fork 0
mirror of https://github.com/qemu/qemu.git synced 2025-10-30 19:15:42 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
74cbbf3031
qemu/target/riscv/insn_trans
History
Keith Packard a10b9d93ec riscv: Add semihosting support 
Adapt the arm semihosting support code for RISCV. This implementation
is based on the standard for RISC-V semihosting version 0.2 as
documented in

   https://github.com/riscv/riscv-semihosting-spec/releases/tag/0.2

Signed-off-by: Keith Packard <keithp@keithp.com>
Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20210107170717.2098982-6-keithp@keithp.com>
Message-Id: <20210108224256.2321-17-alex.bennee@linaro.org>
2021-01-18 10:05:06 +00:00
..
trans_privileged.c.inc riscv: Add semihosting support 2021-01-18 10:05:06 +00:00
trans_rva.c.inc meson: rename included C source files to .c.inc 2020-08-21 06:18:30 -04:00
trans_rvd.c.inc target/riscv: check before allocating TCG temps 2020-08-21 22:37:55 -07:00
trans_rvf.c.inc target/riscv: check before allocating TCG temps 2020-08-21 22:37:55 -07:00
trans_rvh.c.inc target/riscv: Split the Hypervisor execute load helpers 2020-11-09 15:09:00 -08:00
trans_rvi.c.inc meson: rename included C source files to .c.inc 2020-08-21 06:18:30 -04:00
trans_rvm.c.inc meson: rename included C source files to .c.inc 2020-08-21 06:18:30 -04:00
trans_rvv.c.inc meson: rename included C source files to .c.inc 2020-08-21 06:18:30 -04:00