mirror of
https://github.com/qemu/qemu.git
synced 2025-10-31 20:44:16 +00:00
6a4955a813
Blue Swirl: fix Sparc32 breakage Signed-off-by: Marcelo Tosatti <mtosatti@redhat.com> Signed-off-by: Anthony Liguori <aliguori@us.ibm.com> git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@7238 c046a42c-6fe2-441c-8c8c-71466251a162
96 lines
2.8 KiB
C
96 lines
2.8 KiB
C
#if !defined(__QEMU_MIPS_EXEC_H__)
|
|
#define __QEMU_MIPS_EXEC_H__
|
|
|
|
//#define DEBUG_OP
|
|
|
|
#include "config.h"
|
|
#include "mips-defs.h"
|
|
#include "dyngen-exec.h"
|
|
#include "cpu-defs.h"
|
|
|
|
register struct CPUMIPSState *env asm(AREG0);
|
|
|
|
#include "cpu.h"
|
|
#include "exec-all.h"
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
#include "softmmu_exec.h"
|
|
#endif /* !defined(CONFIG_USER_ONLY) */
|
|
|
|
void dump_fpu(CPUState *env);
|
|
void fpu_dump_state(CPUState *env, FILE *f,
|
|
int (*fpu_fprintf)(FILE *f, const char *fmt, ...),
|
|
int flags);
|
|
|
|
void cpu_mips_clock_init (CPUState *env);
|
|
void cpu_mips_tlb_flush (CPUState *env, int flush_global);
|
|
|
|
static inline void env_to_regs(void)
|
|
{
|
|
}
|
|
|
|
static inline void regs_to_env(void)
|
|
{
|
|
}
|
|
|
|
static inline int cpu_has_work(CPUState *env)
|
|
{
|
|
return (env->interrupt_request &
|
|
(CPU_INTERRUPT_HARD | CPU_INTERRUPT_TIMER));
|
|
}
|
|
|
|
|
|
static inline int cpu_halted(CPUState *env)
|
|
{
|
|
if (!env->halted)
|
|
return 0;
|
|
if (cpu_has_work(env)) {
|
|
env->halted = 0;
|
|
return 0;
|
|
}
|
|
return EXCP_HALTED;
|
|
}
|
|
|
|
static inline void compute_hflags(CPUState *env)
|
|
{
|
|
env->hflags &= ~(MIPS_HFLAG_COP1X | MIPS_HFLAG_64 | MIPS_HFLAG_CP0 |
|
|
MIPS_HFLAG_F64 | MIPS_HFLAG_FPU | MIPS_HFLAG_KSU |
|
|
MIPS_HFLAG_UX);
|
|
if (!(env->CP0_Status & (1 << CP0St_EXL)) &&
|
|
!(env->CP0_Status & (1 << CP0St_ERL)) &&
|
|
!(env->hflags & MIPS_HFLAG_DM)) {
|
|
env->hflags |= (env->CP0_Status >> CP0St_KSU) & MIPS_HFLAG_KSU;
|
|
}
|
|
#if defined(TARGET_MIPS64)
|
|
if (((env->hflags & MIPS_HFLAG_KSU) != MIPS_HFLAG_UM) ||
|
|
(env->CP0_Status & (1 << CP0St_PX)) ||
|
|
(env->CP0_Status & (1 << CP0St_UX)))
|
|
env->hflags |= MIPS_HFLAG_64;
|
|
if (env->CP0_Status & (1 << CP0St_UX))
|
|
env->hflags |= MIPS_HFLAG_UX;
|
|
#endif
|
|
if ((env->CP0_Status & (1 << CP0St_CU0)) ||
|
|
!(env->hflags & MIPS_HFLAG_KSU))
|
|
env->hflags |= MIPS_HFLAG_CP0;
|
|
if (env->CP0_Status & (1 << CP0St_CU1))
|
|
env->hflags |= MIPS_HFLAG_FPU;
|
|
if (env->CP0_Status & (1 << CP0St_FR))
|
|
env->hflags |= MIPS_HFLAG_F64;
|
|
if (env->insn_flags & ISA_MIPS32R2) {
|
|
if (env->active_fpu.fcr0 & (1 << FCR0_F64))
|
|
env->hflags |= MIPS_HFLAG_COP1X;
|
|
} else if (env->insn_flags & ISA_MIPS32) {
|
|
if (env->hflags & MIPS_HFLAG_64)
|
|
env->hflags |= MIPS_HFLAG_COP1X;
|
|
} else if (env->insn_flags & ISA_MIPS4) {
|
|
/* All supported MIPS IV CPUs use the XX (CU3) to enable
|
|
and disable the MIPS IV extensions to the MIPS III ISA.
|
|
Some other MIPS IV CPUs ignore the bit, so the check here
|
|
would be too restrictive for them. */
|
|
if (env->CP0_Status & (1 << CP0St_CU3))
|
|
env->hflags |= MIPS_HFLAG_COP1X;
|
|
}
|
|
}
|
|
|
|
#endif /* !defined(__QEMU_MIPS_EXEC_H__) */
|