mirror of
https://github.com/qemu/qemu.git
synced 2025-10-31 12:07:31 +00:00
c6d5231deb
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4098 c046a42c-6fe2-441c-8c8c-71466251a162
92 lines
1.9 KiB
C
92 lines
1.9 KiB
C
#ifndef EXEC_SPARC_H
|
|
#define EXEC_SPARC_H 1
|
|
#include "config.h"
|
|
#include "dyngen-exec.h"
|
|
|
|
register struct CPUSPARCState *env asm(AREG0);
|
|
|
|
#ifdef TARGET_SPARC64
|
|
#define T0 (env->t0)
|
|
#define T1 (env->t1)
|
|
#define T2 (env->t2)
|
|
#define REGWPTR env->regwptr
|
|
#else
|
|
register uint32_t T0 asm(AREG1);
|
|
register uint32_t T1 asm(AREG2);
|
|
|
|
#undef REG_REGWPTR // Broken
|
|
#ifdef REG_REGWPTR
|
|
#if defined(__sparc__)
|
|
register uint32_t *REGWPTR asm(AREG4);
|
|
#else
|
|
register uint32_t *REGWPTR asm(AREG3);
|
|
#endif
|
|
#define reg_REGWPTR
|
|
|
|
#ifdef AREG4
|
|
register uint32_t T2 asm(AREG4);
|
|
#define reg_T2
|
|
#else
|
|
#define T2 (env->t2)
|
|
#endif
|
|
|
|
#else
|
|
#define REGWPTR env->regwptr
|
|
register uint32_t T2 asm(AREG3);
|
|
#endif
|
|
#define reg_T2
|
|
#endif
|
|
|
|
#define FT0 (env->ft0)
|
|
#define FT1 (env->ft1)
|
|
#define DT0 (env->dt0)
|
|
#define DT1 (env->dt1)
|
|
#if defined(CONFIG_USER_ONLY)
|
|
#define QT0 (env->qt0)
|
|
#define QT1 (env->qt1)
|
|
#endif
|
|
|
|
#include "cpu.h"
|
|
#include "exec-all.h"
|
|
|
|
void cpu_lock(void);
|
|
void cpu_unlock(void);
|
|
void cpu_loop_exit(void);
|
|
void set_cwp(int new_cwp);
|
|
void do_interrupt(int intno);
|
|
void memcpy32(target_ulong *dst, const target_ulong *src);
|
|
target_ulong mmu_probe(CPUState *env, target_ulong address, int mmulev);
|
|
void dump_mmu(CPUState *env);
|
|
|
|
/* XXX: move that to a generic header */
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
#include "softmmu_exec.h"
|
|
#endif /* !defined(CONFIG_USER_ONLY) */
|
|
|
|
static inline void env_to_regs(void)
|
|
{
|
|
#if defined(reg_REGWPTR)
|
|
REGWPTR = env->regbase + (env->cwp * 16);
|
|
env->regwptr = REGWPTR;
|
|
#endif
|
|
}
|
|
|
|
static inline void regs_to_env(void)
|
|
{
|
|
}
|
|
|
|
int cpu_sparc_handle_mmu_fault(CPUState *env, target_ulong address, int rw,
|
|
int mmu_idx, int is_softmmu);
|
|
|
|
static inline int cpu_halted(CPUState *env) {
|
|
if (!env->halted)
|
|
return 0;
|
|
if ((env->interrupt_request & CPU_INTERRUPT_HARD) && (env->psret != 0)) {
|
|
env->halted = 0;
|
|
return 0;
|
|
}
|
|
return EXCP_HALTED;
|
|
}
|
|
|
|
#endif
|