mirror of
https://github.com/qemu/qemu.git
synced 2025-10-30 19:15:42 +00:00
fc63a4c5c8
Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
22 lines
502 B
C
22 lines
502 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Define RISC-V target-specific operand constraints.
|
|
* Copyright (c) 2021 Linaro
|
|
*/
|
|
|
|
/*
|
|
* Define constraint letters for register sets:
|
|
* REGS(letter, register_mask)
|
|
*/
|
|
REGS('r', ALL_GENERAL_REGS)
|
|
REGS('L', ALL_GENERAL_REGS & ~SOFTMMU_RESERVE_REGS)
|
|
|
|
/*
|
|
* Define constraint letters for constants:
|
|
* CONST(letter, TCG_CT_CONST_* bit set)
|
|
*/
|
|
CONST('I', TCG_CT_CONST_S12)
|
|
CONST('N', TCG_CT_CONST_N12)
|
|
CONST('M', TCG_CT_CONST_M12)
|
|
CONST('Z', TCG_CT_CONST_ZERO)
|