mirror of
				https://github.com/qemu/qemu.git
				synced 2025-10-30 19:15:42 +00:00 
			
		
		
		
	 4f31b54bfe
			
		
	
	
		4f31b54bfe
		
	
	
	
	
		
			
			We commonly define the header guard symbol without an explicit value. Normalize the exceptions. Done with scripts/clean-header-guards.pl. Signed-off-by: Markus Armbruster <armbru@redhat.com> Message-Id: <20220506134911.2856099-4-armbru@redhat.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
		
			
				
	
	
		
			80 lines
		
	
	
		
			4.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			80 lines
		
	
	
		
			4.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Memory helpers that will be used by TCG generated code.
 | |
|  *
 | |
|  * Copyright (c) 2008 Fabrice Bellard
 | |
|  *
 | |
|  * Permission is hereby granted, free of charge, to any person obtaining a copy
 | |
|  * of this software and associated documentation files (the "Software"), to deal
 | |
|  * in the Software without restriction, including without limitation the rights
 | |
|  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 | |
|  * copies of the Software, and to permit persons to whom the Software is
 | |
|  * furnished to do so, subject to the following conditions:
 | |
|  *
 | |
|  * The above copyright notice and this permission notice shall be included in
 | |
|  * all copies or substantial portions of the Software.
 | |
|  *
 | |
|  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 | |
|  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 | |
|  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 | |
|  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 | |
|  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 | |
|  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 | |
|  * THE SOFTWARE.
 | |
|  */
 | |
| 
 | |
| #ifndef TCG_LDST_H
 | |
| #define TCG_LDST_H
 | |
| 
 | |
| #ifdef CONFIG_SOFTMMU
 | |
| 
 | |
| /* Value zero-extended to tcg register size.  */
 | |
| tcg_target_ulong helper_ret_ldub_mmu(CPUArchState *env, target_ulong addr,
 | |
|                                      MemOpIdx oi, uintptr_t retaddr);
 | |
| tcg_target_ulong helper_le_lduw_mmu(CPUArchState *env, target_ulong addr,
 | |
|                                     MemOpIdx oi, uintptr_t retaddr);
 | |
| tcg_target_ulong helper_le_ldul_mmu(CPUArchState *env, target_ulong addr,
 | |
|                                     MemOpIdx oi, uintptr_t retaddr);
 | |
| uint64_t helper_le_ldq_mmu(CPUArchState *env, target_ulong addr,
 | |
|                            MemOpIdx oi, uintptr_t retaddr);
 | |
| tcg_target_ulong helper_be_lduw_mmu(CPUArchState *env, target_ulong addr,
 | |
|                                     MemOpIdx oi, uintptr_t retaddr);
 | |
| tcg_target_ulong helper_be_ldul_mmu(CPUArchState *env, target_ulong addr,
 | |
|                                     MemOpIdx oi, uintptr_t retaddr);
 | |
| uint64_t helper_be_ldq_mmu(CPUArchState *env, target_ulong addr,
 | |
|                            MemOpIdx oi, uintptr_t retaddr);
 | |
| 
 | |
| /* Value sign-extended to tcg register size.  */
 | |
| tcg_target_ulong helper_ret_ldsb_mmu(CPUArchState *env, target_ulong addr,
 | |
|                                      MemOpIdx oi, uintptr_t retaddr);
 | |
| tcg_target_ulong helper_le_ldsw_mmu(CPUArchState *env, target_ulong addr,
 | |
|                                     MemOpIdx oi, uintptr_t retaddr);
 | |
| tcg_target_ulong helper_le_ldsl_mmu(CPUArchState *env, target_ulong addr,
 | |
|                                     MemOpIdx oi, uintptr_t retaddr);
 | |
| tcg_target_ulong helper_be_ldsw_mmu(CPUArchState *env, target_ulong addr,
 | |
|                                     MemOpIdx oi, uintptr_t retaddr);
 | |
| tcg_target_ulong helper_be_ldsl_mmu(CPUArchState *env, target_ulong addr,
 | |
|                                     MemOpIdx oi, uintptr_t retaddr);
 | |
| 
 | |
| void helper_ret_stb_mmu(CPUArchState *env, target_ulong addr, uint8_t val,
 | |
|                         MemOpIdx oi, uintptr_t retaddr);
 | |
| void helper_le_stw_mmu(CPUArchState *env, target_ulong addr, uint16_t val,
 | |
|                        MemOpIdx oi, uintptr_t retaddr);
 | |
| void helper_le_stl_mmu(CPUArchState *env, target_ulong addr, uint32_t val,
 | |
|                        MemOpIdx oi, uintptr_t retaddr);
 | |
| void helper_le_stq_mmu(CPUArchState *env, target_ulong addr, uint64_t val,
 | |
|                        MemOpIdx oi, uintptr_t retaddr);
 | |
| void helper_be_stw_mmu(CPUArchState *env, target_ulong addr, uint16_t val,
 | |
|                        MemOpIdx oi, uintptr_t retaddr);
 | |
| void helper_be_stl_mmu(CPUArchState *env, target_ulong addr, uint32_t val,
 | |
|                        MemOpIdx oi, uintptr_t retaddr);
 | |
| void helper_be_stq_mmu(CPUArchState *env, target_ulong addr, uint64_t val,
 | |
|                        MemOpIdx oi, uintptr_t retaddr);
 | |
| 
 | |
| #else
 | |
| 
 | |
| G_NORETURN void helper_unaligned_ld(CPUArchState *env, target_ulong addr);
 | |
| G_NORETURN void helper_unaligned_st(CPUArchState *env, target_ulong addr);
 | |
| 
 | |
| #endif /* CONFIG_SOFTMMU */
 | |
| #endif /* TCG_LDST_H */
 |