mirror of
https://github.com/qemu/qemu.git
synced 2025-10-31 04:06:46 +00:00
861fec459b
According to SDM 10.11.1, only [19:12] bits of MSI address are Destination ID, change the mask to avoid ambiguity for VT-d spec has used the bit 4 to indicate a remappable interrupt request. Signed-off-by: Chao Gao <chao.gao@intel.com> Signed-off-by: Lan Tianyu <tianyu.lan@intel.com> Reviewed-by: Anthony PERARD <anthony.perard@citrix.com> Reviewed-by: Peter Xu <peterx@redhat.com> Reviewed-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
32 lines
662 B
C
32 lines
662 B
C
#ifndef HW_APIC_MSIDEF_H
|
|
#define HW_APIC_MSIDEF_H
|
|
|
|
/*
|
|
* Intel APIC constants: from include/asm/msidef.h
|
|
*/
|
|
|
|
/*
|
|
* Shifts for MSI data
|
|
*/
|
|
|
|
#define MSI_DATA_VECTOR_SHIFT 0
|
|
#define MSI_DATA_VECTOR_MASK 0x000000ff
|
|
|
|
#define MSI_DATA_DELIVERY_MODE_SHIFT 8
|
|
#define MSI_DATA_LEVEL_SHIFT 14
|
|
#define MSI_DATA_TRIGGER_SHIFT 15
|
|
|
|
/*
|
|
* Shift/mask fields for msi address
|
|
*/
|
|
|
|
#define MSI_ADDR_DEST_MODE_SHIFT 2
|
|
|
|
#define MSI_ADDR_REDIRECTION_SHIFT 3
|
|
|
|
#define MSI_ADDR_DEST_ID_SHIFT 12
|
|
#define MSI_ADDR_DEST_IDX_SHIFT 4
|
|
#define MSI_ADDR_DEST_ID_MASK 0x000ff000
|
|
|
|
#endif /* HW_APIC_MSIDEF_H */
|