mirror of
https://github.com/qemu/qemu.git
synced 2025-10-30 19:15:42 +00:00
2029bf7e52
Add the copyright/license boilerplate for tcg/i386/tcg-target.opc.h.
This file has had only one commit, 770c2fc7bb, by
a Linaro engineer.
The license is MIT, since that's what the rest of tcg/i386/ is.
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-Id: <20191025155848.17362-3-peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
36 lines
1.6 KiB
C
36 lines
1.6 KiB
C
/*
|
|
* Copyright (c) 2019 Linaro
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*
|
|
* Target-specific opcodes for host vector expansion. These will be
|
|
* emitted by tcg_expand_vec_op. For those familiar with GCC internals,
|
|
* consider these to be UNSPEC with names.
|
|
*/
|
|
|
|
DEF(x86_shufps_vec, 1, 2, 1, IMPLVEC)
|
|
DEF(x86_vpblendvb_vec, 1, 3, 0, IMPLVEC)
|
|
DEF(x86_blend_vec, 1, 2, 1, IMPLVEC)
|
|
DEF(x86_packss_vec, 1, 2, 0, IMPLVEC)
|
|
DEF(x86_packus_vec, 1, 2, 0, IMPLVEC)
|
|
DEF(x86_psrldq_vec, 1, 1, 1, IMPLVEC)
|
|
DEF(x86_vperm2i128_vec, 1, 2, 1, IMPLVEC)
|
|
DEF(x86_punpckl_vec, 1, 2, 0, IMPLVEC)
|
|
DEF(x86_punpckh_vec, 1, 2, 0, IMPLVEC)
|