mirror of
				https://github.com/qemu/qemu.git
				synced 2025-10-30 19:15:42 +00:00 
			
		
		
		
	 456eb81f76
			
		
	
	
		456eb81f76
		
			
		
	
	
	
	
		
			
			In theory gsi base can start from 0 on loongarch virt machine, however gsi base is hard-coded in linux kernel loongarch system, else system fails to boot. This patch renames macro PCH_PIC_IRQ_OFFSET with VIRT_GSI_BASE, keeps value unchanged. GSI base is common concept in acpi spec and easy to understand. Signed-off-by: Bibo Mao <maobibo@loongson.cn> Reviewed-by: Song Gao <gaosong@loongson.cn> Message-Id: <20221228030719.991878-1-maobibo@loongson.cn> Signed-off-by: Song Gao <gaosong@loongson.cn>
		
			
				
	
	
		
			51 lines
		
	
	
		
			1.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			51 lines
		
	
	
		
			1.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /* SPDX-License-Identifier: GPL-2.0-or-later */
 | |
| /*
 | |
|  * QEMU LoongArch CPU
 | |
|  *
 | |
|  * Copyright (c) 2021 Loongson Technology Corporation Limited
 | |
|  */
 | |
| 
 | |
| #ifndef HW_LS7A_H
 | |
| #define HW_LS7A_H
 | |
| 
 | |
| #include "hw/pci-host/pam.h"
 | |
| #include "qemu/units.h"
 | |
| #include "qemu/range.h"
 | |
| #include "qom/object.h"
 | |
| 
 | |
| #define VIRT_PCI_MEM_BASE        0x40000000UL
 | |
| #define VIRT_PCI_MEM_SIZE        0x40000000UL
 | |
| #define VIRT_PCI_IO_OFFSET       0x4000
 | |
| #define VIRT_PCI_CFG_BASE        0x20000000
 | |
| #define VIRT_PCI_CFG_SIZE        0x08000000
 | |
| #define VIRT_PCI_IO_BASE         0x18004000UL
 | |
| #define VIRT_PCI_IO_SIZE         0xC000
 | |
| 
 | |
| #define VIRT_PCH_REG_BASE        0x10000000UL
 | |
| #define VIRT_IOAPIC_REG_BASE     (VIRT_PCH_REG_BASE)
 | |
| #define VIRT_PCH_MSI_ADDR_LOW    0x2FF00000UL
 | |
| 
 | |
| /*
 | |
|  * GSI_BASE is hard-coded with 64 in linux kernel, else kernel fails to boot
 | |
|  * 0  - 15  GSI for ISA devices even if there is no ISA devices
 | |
|  * 16 - 63  GSI for CPU devices such as timers/perf monitor etc
 | |
|  * 64 -     GSI for external devices
 | |
|  */
 | |
| #define VIRT_PCH_PIC_IRQ_NUM     32
 | |
| #define VIRT_GSI_BASE            64
 | |
| #define VIRT_DEVICE_IRQS         16
 | |
| #define VIRT_UART_IRQ            (VIRT_GSI_BASE + 2)
 | |
| #define VIRT_UART_BASE           0x1fe001e0
 | |
| #define VIRT_UART_SIZE           0X100
 | |
| #define VIRT_RTC_IRQ             (VIRT_GSI_BASE + 3)
 | |
| #define VIRT_MISC_REG_BASE       (VIRT_PCH_REG_BASE + 0x00080000)
 | |
| #define VIRT_RTC_REG_BASE        (VIRT_MISC_REG_BASE + 0x00050100)
 | |
| #define VIRT_RTC_LEN             0x100
 | |
| #define VIRT_SCI_IRQ             (VIRT_GSI_BASE + 4)
 | |
| 
 | |
| #define VIRT_PLATFORM_BUS_BASEADDRESS   0x16000000
 | |
| #define VIRT_PLATFORM_BUS_SIZE          0x2000000
 | |
| #define VIRT_PLATFORM_BUS_NUM_IRQS      2
 | |
| #define VIRT_PLATFORM_BUS_IRQ           (VIRT_GSI_BASE + 5)
 | |
| #endif
 |