mirror of
				https://github.com/qemu/qemu.git
				synced 2025-10-31 12:07:31 +00:00 
			
		
		
		
	 c0d4eb8352
			
		
	
	
		c0d4eb8352
		
	
	
	
	
		
			
			The nRF51 contains three regions of non-volatile memory (NVM):
- CODE (R/W): contains code
- FICR (R): Factory information like code size, chip id etc.
- UICR (R/W): Changeable configuration data. Lock bits, Code
  protection configuration, Bootloader address, Nordic SoftRadio
  configuration, Firmware configuration.
Read and write access to the memories is managed by the
Non-volatile memory controller.
Memory schema:
 [ CPU ] -+- [ NVM, either FICR, UICR or CODE ]
          |      |
          \- [ NVMC ]
Signed-off-by: Steffen Görtz <contrib@steffen-goertz.de>
Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
Tested-by: Joel Stanley <joel@jms.id.au>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 20190201023357.22596-2-stefanha@redhat.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
		
	
			
		
			
				
	
	
		
			65 lines
		
	
	
		
			1.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			65 lines
		
	
	
		
			1.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Nordic Semiconductor nRF51 non-volatile memory
 | |
|  *
 | |
|  * It provides an interface to erase regions in flash memory.
 | |
|  * Furthermore it provides the user and factory information registers.
 | |
|  *
 | |
|  * QEMU interface:
 | |
|  * + sysbus MMIO regions 0: NVMC peripheral registers
 | |
|  * + sysbus MMIO regions 1: FICR peripheral registers
 | |
|  * + sysbus MMIO regions 2: UICR peripheral registers
 | |
|  * + flash-size property: flash size in bytes.
 | |
|  *
 | |
|  * Accuracy of the peripheral model:
 | |
|  * + Code regions (MPU configuration) are disregarded.
 | |
|  *
 | |
|  * Copyright 2018 Steffen Görtz <contrib@steffen-goertz.de>
 | |
|  *
 | |
|  * This code is licensed under the GPL version 2 or later.  See
 | |
|  * the COPYING file in the top-level directory.
 | |
|  *
 | |
|  */
 | |
| #ifndef NRF51_NVM_H
 | |
| #define NRF51_NVM_H
 | |
| 
 | |
| #include "hw/sysbus.h"
 | |
| #define TYPE_NRF51_NVM "nrf51_soc.nvm"
 | |
| #define NRF51_NVM(obj) OBJECT_CHECK(NRF51NVMState, (obj), TYPE_NRF51_NVM)
 | |
| 
 | |
| #define NRF51_UICR_FIXTURE_SIZE 64
 | |
| 
 | |
| #define NRF51_NVMC_SIZE         0x1000
 | |
| 
 | |
| #define NRF51_NVMC_READY        0x400
 | |
| #define NRF51_NVMC_READY_READY  0x01
 | |
| #define NRF51_NVMC_CONFIG       0x504
 | |
| #define NRF51_NVMC_CONFIG_MASK  0x03
 | |
| #define NRF51_NVMC_CONFIG_WEN   0x01
 | |
| #define NRF51_NVMC_CONFIG_EEN   0x02
 | |
| #define NRF51_NVMC_ERASEPCR1    0x508
 | |
| #define NRF51_NVMC_ERASEPCR0    0x510
 | |
| #define NRF51_NVMC_ERASEALL     0x50C
 | |
| #define NRF51_NVMC_ERASEUICR    0x514
 | |
| #define NRF51_NVMC_ERASE        0x01
 | |
| 
 | |
| #define NRF51_UICR_SIZE         0x100
 | |
| 
 | |
| typedef struct NRF51NVMState {
 | |
|     SysBusDevice parent_obj;
 | |
| 
 | |
|     MemoryRegion mmio;
 | |
|     MemoryRegion ficr;
 | |
|     MemoryRegion uicr;
 | |
|     MemoryRegion flash;
 | |
| 
 | |
|     uint32_t uicr_content[NRF51_UICR_FIXTURE_SIZE];
 | |
|     uint32_t flash_size;
 | |
|     uint8_t *storage;
 | |
| 
 | |
|     uint32_t config;
 | |
| 
 | |
| } NRF51NVMState;
 | |
| 
 | |
| 
 | |
| #endif
 |