mirror of
https://github.com/qemu/qemu.git
synced 2025-10-31 04:06:46 +00:00
92612f1550
This to avoid possible conflicts with the "id" property of QOM objects. Signed-off-by: Cédric Le Goater <clg@kaod.org> Message-Id: <20210901094153.227671-9-clg@kaod.org> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
74 lines
1.8 KiB
C
74 lines
1.8 KiB
C
/*
|
|
* QEMU PowerPC PowerNV CPU Core model
|
|
*
|
|
* Copyright (c) 2016, IBM Corporation.
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public License
|
|
* as published by the Free Software Foundation; either version 2.1 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef PPC_PNV_CORE_H
|
|
#define PPC_PNV_CORE_H
|
|
|
|
#include "hw/cpu/core.h"
|
|
#include "target/ppc/cpu.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_PNV_CORE "powernv-cpu-core"
|
|
OBJECT_DECLARE_TYPE(PnvCore, PnvCoreClass,
|
|
PNV_CORE)
|
|
|
|
typedef struct PnvChip PnvChip;
|
|
|
|
struct PnvCore {
|
|
/*< private >*/
|
|
CPUCore parent_obj;
|
|
|
|
/*< public >*/
|
|
PowerPCCPU **threads;
|
|
uint32_t pir;
|
|
uint64_t hrmor;
|
|
PnvChip *chip;
|
|
|
|
MemoryRegion xscom_regs;
|
|
};
|
|
|
|
struct PnvCoreClass {
|
|
DeviceClass parent_class;
|
|
|
|
const MemoryRegionOps *xscom_ops;
|
|
};
|
|
|
|
#define PNV_CORE_TYPE_SUFFIX "-" TYPE_PNV_CORE
|
|
#define PNV_CORE_TYPE_NAME(cpu_model) cpu_model PNV_CORE_TYPE_SUFFIX
|
|
|
|
typedef struct PnvCPUState {
|
|
Object *intc;
|
|
} PnvCPUState;
|
|
|
|
static inline PnvCPUState *pnv_cpu_state(PowerPCCPU *cpu)
|
|
{
|
|
return (PnvCPUState *)cpu->machine_data;
|
|
}
|
|
|
|
#define TYPE_PNV_QUAD "powernv-cpu-quad"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(PnvQuad, PNV_QUAD)
|
|
|
|
struct PnvQuad {
|
|
DeviceState parent_obj;
|
|
|
|
uint32_t quad_id;
|
|
MemoryRegion xscom_regs;
|
|
};
|
|
#endif /* PPC_PNV_CORE_H */
|