Proxmox-Port/qemu
1
0
Fork 0
mirror of https://github.com/qemu/qemu.git synced 2025-08-09 10:19:47 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

lsi: 810/895A are always little endian

Browse Source 
Signed-off-by: Sven Schnelle <svens@stackframe.org>
Message-Id: <20190218175529.11237-1-svens@stackframe.org>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
This commit is contained in:
Sven Schnelle 2019-02-18 18:55:28 +01:00 committed by Paolo Bonzini
parent 07163c99a9
commit e6c165f364
1 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
hw/scsi/lsi53c895a.c
View File

@ -2084,14 +2084,13 @@ static uint64_t lsi_mmio_read(void *opaque, hwaddr addr,
unsigned size) unsigned size)
{ {
LSIState *s = opaque; LSIState *s = opaque;
return lsi_reg_readb(s, addr & 0xff); return lsi_reg_readb(s, addr & 0xff);
} }
static const MemoryRegionOps lsi_mmio_ops = { static const MemoryRegionOps lsi_mmio_ops = {
.read = lsi_mmio_read, .read = lsi_mmio_read,
.write = lsi_mmio_write, .write = lsi_mmio_write,
.endianness = DEVICE_NATIVE_ENDIAN, .endianness = DEVICE_LITTLE_ENDIAN,
.impl = { .impl = {
.min_access_size = 1, .min_access_size = 1,
.max_access_size = 1, .max_access_size = 1,
@ -2115,7 +2114,7 @@ static uint64_t lsi_ram_read(void *opaque, hwaddr addr,
static const MemoryRegionOps lsi_ram_ops = { static const MemoryRegionOps lsi_ram_ops = {
.read = lsi_ram_read, .read = lsi_ram_read,
.write = lsi_ram_write, .write = lsi_ram_write,
.endianness = DEVICE_NATIVE_ENDIAN, .endianness = DEVICE_LITTLE_ENDIAN,
}; };
static uint64_t lsi_io_read(void *opaque, hwaddr addr, static uint64_t lsi_io_read(void *opaque, hwaddr addr,
@ -2135,7 +2134,7 @@ static void lsi_io_write(void *opaque, hwaddr addr,
static const MemoryRegionOps lsi_io_ops = { static const MemoryRegionOps lsi_io_ops = {
.read = lsi_io_read, .read = lsi_io_read,
.write = lsi_io_write, .write = lsi_io_write,
.endianness = DEVICE_NATIVE_ENDIAN, .endianness = DEVICE_LITTLE_ENDIAN,
.impl = { .impl = {
.min_access_size = 1, .min_access_size = 1,
.max_access_size = 1, .max_access_size = 1,