Proxmox-Port/qemu
1
0
Fork 0
mirror of https://github.com/qemu/qemu.git synced 2025-08-09 19:15:32 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

hw/virtio/virtio-mmio: Convert DPRINTF to trace and log

Browse Source 
Use traces for debug message and qemu_log_mask for errors.

Signed-off-by: Boxuan Li <liboxuan@connect.hku.hk>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Yuval Shaia <yuval.shaia@oracle.com>
Message-Id: <20190503154424.73933-1-liboxuan@connect.hku.hk>
Signed-off-by: Laurent Vivier <laurent@vivier.eu>
This commit is contained in:
Boxuan Li 2019-05-03 23:44:24 +08:00 committed by Laurent Vivier
parent a4f667b671
commit da1804d17a
2 changed files with 28 additions and 23 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
hw/virtio/trace-events
View File

@ -46,3 +46,10 @@ virtio_balloon_handle_output(const char *name, uint64_t gpa) "section name: %s g
virtio_balloon_get_config(uint32_t num_pages, uint32_t actual) "num_pages: %d actual: %d" virtio_balloon_get_config(uint32_t num_pages, uint32_t actual) "num_pages: %d actual: %d"
virtio_balloon_set_config(uint32_t actual, uint32_t oldactual) "actual: %d oldactual: %d" virtio_balloon_set_config(uint32_t actual, uint32_t oldactual) "actual: %d oldactual: %d"
virtio_balloon_to_target(uint64_t target, uint32_t num_pages) "balloon target: 0x%"PRIx64" num_pages: %d" virtio_balloon_to_target(uint64_t target, uint32_t num_pages) "balloon target: 0x%"PRIx64" num_pages: %d"
# virtio-mmio.c
virtio_mmio_read(uint64_t offset) "virtio_mmio_read offset 0x%" PRIx64
virtio_mmio_write_offset(uint64_t offset, uint64_t value) "virtio_mmio_write offset 0x%" PRIx64 " value 0x%" PRIx64
virtio_mmio_guest_page(uint64_t size, int shift) "guest page size 0x%" PRIx64 " shift %d"
virtio_mmio_queue_write(uint64_t value, int max_size) "mmio_queue write 0x%" PRIx64 " max %d"
virtio_mmio_setting_irq(int level) "virtio_mmio setting IRQ %d"

44
hw/virtio/virtio-mmio.c
View File

@ -27,16 +27,8 @@
#include "sysemu/kvm.h" #include "sysemu/kvm.h"
#include "hw/virtio/virtio-bus.h" #include "hw/virtio/virtio-bus.h"
#include "qemu/error-report.h" #include "qemu/error-report.h"
#include "qemu/log.h"
/* #define DEBUG_VIRTIO_MMIO */ #include "trace.h"
#ifdef DEBUG_VIRTIO_MMIO
#define DPRINTF(fmt, ...) \
do { printf("virtio_mmio: " fmt , ## __VA_ARGS__); } while (0)
#else
#define DPRINTF(fmt, ...) do {} while (0)
#endif
/* QOM macros */ /* QOM macros */
/* virtio-mmio-bus */ /* virtio-mmio-bus */
@ -107,7 +99,7 @@ static uint64_t virtio_mmio_read(void *opaque, hwaddr offset, unsigned size)
VirtIOMMIOProxy *proxy = (VirtIOMMIOProxy *)opaque; VirtIOMMIOProxy *proxy = (VirtIOMMIOProxy *)opaque;
VirtIODevice *vdev = virtio_bus_get_device(&proxy->bus); VirtIODevice *vdev = virtio_bus_get_device(&proxy->bus);
DPRINTF("virtio_mmio_read offset 0x%x\n", (int)offset); trace_virtio_mmio_read(offset);
if (!vdev) { if (!vdev) {
/* If no backend is present, we treat most registers as /* If no backend is present, we treat most registers as
@ -144,7 +136,9 @@ static uint64_t virtio_mmio_read(void *opaque, hwaddr offset, unsigned size)
} }
} }
if (size != 4) { if (size != 4) {
DPRINTF("wrong size access to register!\n"); qemu_log_mask(LOG_GUEST_ERROR,
"%s: wrong size access to register!\n",
__func__);
return 0; return 0;
} }
switch (offset) { switch (offset) {
@ -182,10 +176,12 @@ static uint64_t virtio_mmio_read(void *opaque, hwaddr offset, unsigned size)
case VIRTIO_MMIO_QUEUE_ALIGN: case VIRTIO_MMIO_QUEUE_ALIGN:
case VIRTIO_MMIO_QUEUE_NOTIFY: case VIRTIO_MMIO_QUEUE_NOTIFY:
case VIRTIO_MMIO_INTERRUPT_ACK: case VIRTIO_MMIO_INTERRUPT_ACK:
DPRINTF("read of write-only register\n"); qemu_log_mask(LOG_GUEST_ERROR,
"%s: read of write-only register\n",
__func__);
return 0; return 0;
default: default:
DPRINTF("bad register offset\n"); qemu_log_mask(LOG_GUEST_ERROR, "%s: bad register offset\n", __func__);
return 0; return 0;
} }
return 0; return 0;
@ -197,8 +193,7 @@ static void virtio_mmio_write(void *opaque, hwaddr offset, uint64_t value,
VirtIOMMIOProxy *proxy = (VirtIOMMIOProxy *)opaque; VirtIOMMIOProxy *proxy = (VirtIOMMIOProxy *)opaque;
VirtIODevice *vdev = virtio_bus_get_device(&proxy->bus); VirtIODevice *vdev = virtio_bus_get_device(&proxy->bus);
DPRINTF("virtio_mmio_write offset 0x%x value 0x%" PRIx64 "\n", trace_virtio_mmio_write_offset(offset, value);
(int)offset, value);
if (!vdev) { if (!vdev) {
/* If no backend is present, we just make all registers /* If no backend is present, we just make all registers
@ -226,7 +221,9 @@ static void virtio_mmio_write(void *opaque, hwaddr offset, uint64_t value,
return; return;
} }
if (size != 4) { if (size != 4) {
DPRINTF("wrong size access to register!\n"); qemu_log_mask(LOG_GUEST_ERROR,
"%s: wrong size access to register!\n",
__func__);
return; return;
} }
switch (offset) { switch (offset) {
@ -246,8 +243,7 @@ static void virtio_mmio_write(void *opaque, hwaddr offset, uint64_t value,
if (proxy->guest_page_shift > 31) { if (proxy->guest_page_shift > 31) {
proxy->guest_page_shift = 0; proxy->guest_page_shift = 0;
} }
DPRINTF("guest page size %" PRIx64 " shift %d\n", value, trace_virtio_mmio_guest_page(value, proxy->guest_page_shift);
proxy->guest_page_shift);
break; break;
case VIRTIO_MMIO_QUEUE_SEL: case VIRTIO_MMIO_QUEUE_SEL:
if (value < VIRTIO_QUEUE_MAX) { if (value < VIRTIO_QUEUE_MAX) {
@ -255,7 +251,7 @@ static void virtio_mmio_write(void *opaque, hwaddr offset, uint64_t value,
} }
break; break;
case VIRTIO_MMIO_QUEUE_NUM: case VIRTIO_MMIO_QUEUE_NUM:
DPRINTF("mmio_queue write %d max %d\n", (int)value, VIRTQUEUE_MAX_SIZE); trace_virtio_mmio_queue_write(value, VIRTQUEUE_MAX_SIZE);
virtio_queue_set_num(vdev, vdev->queue_sel, value); virtio_queue_set_num(vdev, vdev->queue_sel, value);
/* Note: only call this function for legacy devices */ /* Note: only call this function for legacy devices */
virtio_queue_update_rings(vdev, vdev->queue_sel); virtio_queue_update_rings(vdev, vdev->queue_sel);
@ -303,11 +299,13 @@ static void virtio_mmio_write(void *opaque, hwaddr offset, uint64_t value,
case VIRTIO_MMIO_DEVICE_FEATURES: case VIRTIO_MMIO_DEVICE_FEATURES:
case VIRTIO_MMIO_QUEUE_NUM_MAX: case VIRTIO_MMIO_QUEUE_NUM_MAX:
case VIRTIO_MMIO_INTERRUPT_STATUS: case VIRTIO_MMIO_INTERRUPT_STATUS:
DPRINTF("write to readonly register\n"); qemu_log_mask(LOG_GUEST_ERROR,
"%s: write to readonly register\n",
__func__);
break; break;
default: default:
DPRINTF("bad register offset\n"); qemu_log_mask(LOG_GUEST_ERROR, "%s: bad register offset\n", __func__);
} }
} }
@ -327,7 +325,7 @@ static void virtio_mmio_update_irq(DeviceState *opaque, uint16_t vector)
return; return;
} }
level = (atomic_read(&vdev->isr) != 0); level = (atomic_read(&vdev->isr) != 0);
DPRINTF("virtio_mmio setting IRQ %d\n", level); trace_virtio_mmio_setting_irq(level);
qemu_set_irq(proxy->irq, level); qemu_set_irq(proxy->irq, level);
} }