mirror of
https://github.com/qemu/qemu.git
synced 2025-08-09 10:25:06 +00:00
docs/system/arm/mps2.rst: Document the new mps3-an524 board
Add brief documentation of the new mps3-an524 board. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20210215115138.20465-24-peter.maydell@linaro.org
This commit is contained in:
parent
41745d2053
commit
ced8bb04ae
@ -1,12 +1,15 @@
|
|||||||
Arm MPS2 boards (``mps2-an385``, ``mps2-an386``, ``mps2-an500``, ``mps2-an505``, ``mps2-an511``, ``mps2-an521``)
|
Arm MPS2 and MPS3 boards (``mps2-an385``, ``mps2-an386``, ``mps2-an500``, ``mps2-an505``, ``mps2-an511``, ``mps2-an521``, ``mps3-an524``)
|
||||||
================================================================================================================
|
=========================================================================================================================================
|
||||||
|
|
||||||
These board models all use Arm M-profile CPUs.
|
These board models all use Arm M-profile CPUs.
|
||||||
|
|
||||||
The Arm MPS2 and MPS2+ dev boards are FPGA based (the 2+ has a bigger
|
The Arm MPS2, MPS2+ and MPS3 dev boards are FPGA based (the 2+ has a
|
||||||
FPGA but is otherwise the same as the 2). Since the CPU itself
|
bigger FPGA but is otherwise the same as the 2; the 3 has a bigger
|
||||||
and most of the devices are in the FPGA, the details of the board
|
FPGA again, can handle 4GB of RAM and has a USB controller and QSPI flash).
|
||||||
as seen by the guest depend significantly on the FPGA image.
|
|
||||||
|
Since the CPU itself and most of the devices are in the FPGA, the
|
||||||
|
details of the board as seen by the guest depend significantly on the
|
||||||
|
FPGA image.
|
||||||
|
|
||||||
QEMU models the following FPGA images:
|
QEMU models the following FPGA images:
|
||||||
|
|
||||||
@ -22,12 +25,21 @@ QEMU models the following FPGA images:
|
|||||||
Cortex-M3 'DesignStart' as documented in Arm Application Note AN511
|
Cortex-M3 'DesignStart' as documented in Arm Application Note AN511
|
||||||
``mps2-an521``
|
``mps2-an521``
|
||||||
Dual Cortex-M33 as documented in Arm Application Note AN521
|
Dual Cortex-M33 as documented in Arm Application Note AN521
|
||||||
|
``mps3-an524``
|
||||||
|
Dual Cortex-M33 on an MPS3, as documented in Arm Application Note AN524
|
||||||
|
|
||||||
Differences between QEMU and real hardware:
|
Differences between QEMU and real hardware:
|
||||||
|
|
||||||
- AN385/AN386 remapping of low 16K of memory to either ZBT SSRAM1 or to
|
- AN385/AN386 remapping of low 16K of memory to either ZBT SSRAM1 or to
|
||||||
block RAM is unimplemented (QEMU always maps this to ZBT SSRAM1, as
|
block RAM is unimplemented (QEMU always maps this to ZBT SSRAM1, as
|
||||||
if zbt_boot_ctrl is always zero)
|
if zbt_boot_ctrl is always zero)
|
||||||
|
- AN524 remapping of low memory to either BRAM or to QSPI flash is
|
||||||
|
unimplemented (QEMU always maps this to BRAM, ignoring the
|
||||||
|
SCC CFG_REG0 memory-remap bit)
|
||||||
- QEMU provides a LAN9118 ethernet rather than LAN9220; the only guest
|
- QEMU provides a LAN9118 ethernet rather than LAN9220; the only guest
|
||||||
visible difference is that the LAN9118 doesn't support checksum
|
visible difference is that the LAN9118 doesn't support checksum
|
||||||
offloading
|
offloading
|
||||||
|
- QEMU does not model the QSPI flash in MPS3 boards as real QSPI
|
||||||
|
flash, but only as simple ROM, so attempting to rewrite the flash
|
||||||
|
from the guest will fail
|
||||||
|
- QEMU does not model the USB controller in MPS3 boards
|
||||||
|
Loading…
Reference in New Issue
Block a user