Proxmox-Port/qemu
1
0
Fork 0
mirror of https://github.com/qemu/qemu.git synced 2025-08-09 19:05:29 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

target/mips: Fix block-comment-related issues in msa_helper.c

Browse Source 
Fix block-comment-related issues reported by checkpatch for file
msa_helper.c.

Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>
Reviewed-by: Aleksandar Rikalo <arikalo@wavecomp.com>
Message-Id: <1559838440-9866-3-git-send-email-aleksandar.markovic@rt-rk.com>
This commit is contained in:
Aleksandar Markovic 2019-06-06 18:27:12 +02:00
parent de1700d316
commit 7cc8a7220d
1 changed files with 27 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

42
target/mips/msa_helper.c
View File

@ -1975,8 +1975,10 @@ static inline int update_msacsr(CPUMIPSState *env, int action, int denormal)
c &= ~FP_UNDERFLOW; c &= ~FP_UNDERFLOW;
} }
/* Reciprocal operations set only Inexact when valid and not /*
divide by zero */ * Reciprocal operations set only Inexact when valid and not
* divide by zero
*/
if ((action & RECIPROCAL_INEXACT) && if ((action & RECIPROCAL_INEXACT) &&
(c & (FP_INVALID | FP_DIV0)) == 0) { (c & (FP_INVALID | FP_DIV0)) == 0) {
c = FP_INEXACT; c = FP_INEXACT;
@ -1985,15 +1987,19 @@ static inline int update_msacsr(CPUMIPSState *env, int action, int denormal)
cause = c & enable; /* all current enabled exceptions */ cause = c & enable; /* all current enabled exceptions */
if (cause == 0) { if (cause == 0) {
/* No enabled exception, update the MSACSR Cause /*
with all current exceptions */ * No enabled exception, update the MSACSR Cause
* with all current exceptions
*/
SET_FP_CAUSE(env->active_tc.msacsr, SET_FP_CAUSE(env->active_tc.msacsr,
(GET_FP_CAUSE(env->active_tc.msacsr) | c)); (GET_FP_CAUSE(env->active_tc.msacsr) | c));
} else { } else {
/* Current exceptions are enabled */ /* Current exceptions are enabled */
if ((env->active_tc.msacsr & MSACSR_NX_MASK) == 0) { if ((env->active_tc.msacsr & MSACSR_NX_MASK) == 0) {
/* Exception(s) will trap, update MSACSR Cause /*
with all enabled exceptions */ * Exception(s) will trap, update MSACSR Cause
* with all enabled exceptions
*/
SET_FP_CAUSE(env->active_tc.msacsr, SET_FP_CAUSE(env->active_tc.msacsr,
(GET_FP_CAUSE(env->active_tc.msacsr) | c)); (GET_FP_CAUSE(env->active_tc.msacsr) | c));
} }
@ -3059,9 +3065,11 @@ void helper_msa_fexdo_df(CPUMIPSState *env, uint32_t df, uint32_t wd,
switch (df) { switch (df) {
case DF_WORD: case DF_WORD:
for (i = 0; i < DF_ELEMENTS(DF_WORD); i++) { for (i = 0; i < DF_ELEMENTS(DF_WORD); i++) {
/* Half precision floats come in two formats: standard /*
IEEE and "ARM" format. The latter gains extra exponent * Half precision floats come in two formats: standard
range by omitting the NaN/Inf encodings. */ * IEEE and "ARM" format. The latter gains extra exponent
* range by omitting the NaN/Inf encodings.
*/
flag ieee = 1; flag ieee = 1;
MSA_FLOAT_BINOP(Lh(pwx, i), from_float32, pws->w[i], ieee, 16); MSA_FLOAT_BINOP(Lh(pwx, i), from_float32, pws->w[i], ieee, 16);
@ -3617,9 +3625,11 @@ void helper_msa_fexupl_df(CPUMIPSState *env, uint32_t df, uint32_t wd,
switch (df) { switch (df) {
case DF_WORD: case DF_WORD:
for (i = 0; i < DF_ELEMENTS(DF_WORD); i++) { for (i = 0; i < DF_ELEMENTS(DF_WORD); i++) {
/* Half precision floats come in two formats: standard /*
IEEE and "ARM" format. The latter gains extra exponent * Half precision floats come in two formats: standard
range by omitting the NaN/Inf encodings. */ * IEEE and "ARM" format. The latter gains extra exponent
* range by omitting the NaN/Inf encodings.
*/
flag ieee = 1; flag ieee = 1;
MSA_FLOAT_BINOP(pwx->w[i], from_float16, Lh(pws, i), ieee, 32); MSA_FLOAT_BINOP(pwx->w[i], from_float16, Lh(pws, i), ieee, 32);
@ -3651,9 +3661,11 @@ void helper_msa_fexupr_df(CPUMIPSState *env, uint32_t df, uint32_t wd,
switch (df) { switch (df) {
case DF_WORD: case DF_WORD:
for (i = 0; i < DF_ELEMENTS(DF_WORD); i++) { for (i = 0; i < DF_ELEMENTS(DF_WORD); i++) {
/* Half precision floats come in two formats: standard /*
IEEE and "ARM" format. The latter gains extra exponent * Half precision floats come in two formats: standard
range by omitting the NaN/Inf encodings. */ * IEEE and "ARM" format. The latter gains extra exponent
* range by omitting the NaN/Inf encodings.
*/
flag ieee = 1; flag ieee = 1;
MSA_FLOAT_BINOP(pwx->w[i], from_float16, Rh(pws, i), ieee, 32); MSA_FLOAT_BINOP(pwx->w[i], from_float16, Rh(pws, i), ieee, 32);