mirror of
https://github.com/qemu/qemu.git
synced 2025-08-06 03:44:14 +00:00
hw/mips: Restrict ITU to TCG
MIPS Inter-Thread Communication Unit is implemented using
TCG. Check for TCG both in Kconfig and CPS source.
Fixes: 2321d971b6
("hw/mips: Add dependency MIPS_CPS -> MIPS_ITU")
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20250702164953.18579-1-philmd@linaro.org>
This commit is contained in:
parent
a598090eba
commit
63e7af2035
@ -76,7 +76,7 @@ config LOONGSON3V
|
||||
|
||||
config MIPS_CPS
|
||||
bool
|
||||
select MIPS_ITU
|
||||
select MIPS_ITU if TCG
|
||||
|
||||
config MIPS_BOSTON
|
||||
bool
|
||||
|
@ -24,7 +24,7 @@
|
||||
#include "hw/mips/mips.h"
|
||||
#include "hw/qdev-clock.h"
|
||||
#include "hw/qdev-properties.h"
|
||||
#include "system/kvm.h"
|
||||
#include "system/tcg.h"
|
||||
#include "system/reset.h"
|
||||
|
||||
qemu_irq get_cps_irq(MIPSCPSState *s, int pin_number)
|
||||
@ -59,7 +59,7 @@ static bool cpu_mips_itu_supported(CPUMIPSState *env)
|
||||
{
|
||||
bool is_mt = (env->CP0_Config5 & (1 << CP0C5_VP)) || ase_mt_available(env);
|
||||
|
||||
return is_mt && !kvm_enabled();
|
||||
return is_mt && tcg_enabled();
|
||||
}
|
||||
|
||||
static void mips_cps_realize(DeviceState *dev, Error **errp)
|
||||
|
@ -119,6 +119,7 @@ config STM32L4X5_RCC
|
||||
|
||||
config MIPS_ITU
|
||||
bool
|
||||
depends on TCG
|
||||
|
||||
config MPS2_FPGAIO
|
||||
bool
|
||||
|
Loading…
Reference in New Issue
Block a user