Proxmox-Port/qemu
1
0
Fork 0
mirror of https://github.com/qemu/qemu.git synced 2025-08-15 22:31:15 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

hw/misc/tz-mpc.c: Implement correct blocked-access behaviour

Browse Source 
The MPC is guest-configurable for whether blocked accesses:
 * should be RAZ/WI or cause a bus error
 * should generate an interrupt or not

Implement this behaviour in the blocked-access handlers.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Eric Auger <eric.auger@redhat.com>
Message-id: 20180620132032.28865-4-peter.maydell@linaro.org
This commit is contained in:
Peter Maydell 2018-06-22 13:28:40 +01:00
parent cdb6099818
commit 57c49a6e87
1 changed files with 48 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

50
hw/misc/tz-mpc.c
View File

@ -43,6 +43,9 @@ REG32(INT_EN, 0x28)
FIELD(INT_EN, IRQ, 0, 1) FIELD(INT_EN, IRQ, 0, 1)
REG32(INT_INFO1, 0x2c) REG32(INT_INFO1, 0x2c)
REG32(INT_INFO2, 0x30) REG32(INT_INFO2, 0x30)
FIELD(INT_INFO2, HMASTER, 0, 16)
FIELD(INT_INFO2, HNONSEC, 16, 1)
FIELD(INT_INFO2, CFG_NS, 17, 1)
REG32(INT_SET, 0x34) REG32(INT_SET, 0x34)
FIELD(INT_SET, IRQ, 0, 1) FIELD(INT_SET, IRQ, 0, 1)
REG32(PIDR4, 0xfd0) REG32(PIDR4, 0xfd0)
@ -287,6 +290,45 @@ static const MemoryRegionOps tz_mpc_reg_ops = {
.impl.max_access_size = 4, .impl.max_access_size = 4,
}; };
static inline bool tz_mpc_cfg_ns(TZMPC *s, hwaddr addr)
{
/* Return the cfg_ns bit from the LUT for the specified address */
hwaddr blknum = addr / s->blocksize;
hwaddr blkword = blknum / 32;
uint32_t blkbit = 1U << (blknum % 32);
/* This would imply the address was larger than the size we
* defined this memory region to be, so it can't happen.
*/
assert(blkword < s->blk_max);
return s->blk_lut[blkword] & blkbit;
}
static MemTxResult tz_mpc_handle_block(TZMPC *s, hwaddr addr, MemTxAttrs attrs)
{
/* Handle a blocked transaction: raise IRQ, capture info, etc */
if (!s->int_stat) {
/* First blocked transfer: capture information into INT_INFO1 and
* INT_INFO2. Subsequent transfers are still blocked but don't
* capture information until the guest clears the interrupt.
*/
s->int_info1 = addr;
s->int_info2 = 0;
s->int_info2 = FIELD_DP32(s->int_info2, INT_INFO2, HMASTER,
attrs.requester_id & 0xffff);
s->int_info2 = FIELD_DP32(s->int_info2, INT_INFO2, HNONSEC,
~attrs.secure);
s->int_info2 = FIELD_DP32(s->int_info2, INT_INFO2, CFG_NS,
tz_mpc_cfg_ns(s, addr));
s->int_stat |= R_INT_STAT_IRQ_MASK;
tz_mpc_irq_update(s);
}
/* Generate bus error if desired; otherwise RAZ/WI */
return (s->ctrl & R_CTRL_SEC_RESP_MASK) ? MEMTX_ERROR : MEMTX_OK;
}
/* Accesses only reach these read and write functions if the MPC is /* Accesses only reach these read and write functions if the MPC is
* blocking them; non-blocked accesses go directly to the downstream * blocking them; non-blocked accesses go directly to the downstream
* memory region without passing through this code. * memory region without passing through this code.
@ -295,19 +337,23 @@ static MemTxResult tz_mpc_mem_blocked_read(void *opaque, hwaddr addr,
uint64_t *pdata, uint64_t *pdata,
unsigned size, MemTxAttrs attrs) unsigned size, MemTxAttrs attrs)
{ {
TZMPC *s = TZ_MPC(opaque);
trace_tz_mpc_mem_blocked_read(addr, size, attrs.secure); trace_tz_mpc_mem_blocked_read(addr, size, attrs.secure);
*pdata = 0; *pdata = 0;
return MEMTX_OK; return tz_mpc_handle_block(s, addr, attrs);
} }
static MemTxResult tz_mpc_mem_blocked_write(void *opaque, hwaddr addr, static MemTxResult tz_mpc_mem_blocked_write(void *opaque, hwaddr addr,
uint64_t value, uint64_t value,
unsigned size, MemTxAttrs attrs) unsigned size, MemTxAttrs attrs)
{ {
TZMPC *s = TZ_MPC(opaque);
trace_tz_mpc_mem_blocked_write(addr, value, size, attrs.secure); trace_tz_mpc_mem_blocked_write(addr, value, size, attrs.secure);
return MEMTX_OK; return tz_mpc_handle_block(s, addr, attrs);
} }
static const MemoryRegionOps tz_mpc_mem_blocked_ops = { static const MemoryRegionOps tz_mpc_mem_blocked_ops = {