mirror of
https://github.com/qemu/qemu.git
synced 2025-08-16 06:43:21 +00:00
hw/intc/loongarch_pch: Discard write operation with ISR register
With the latest 7A1000 user manual, interrupt status register ISR is read only. Here discard write operation with ISR register. Signed-off-by: Bibo Mao <maobibo@loongson.cn> Reviewed-by: Song Gao <gaosong@loongson.cn> Message-Id: <20250507023148.1877287-7-maobibo@loongson.cn> Signed-off-by: Song Gao <gaosong@loongson.cn>
This commit is contained in:
parent
ab3ab67348
commit
53339a8120
@ -234,12 +234,6 @@ static void loongarch_pch_pic_high_writew(void *opaque, hwaddr addr,
|
|||||||
trace_loongarch_pch_pic_high_writew(size, addr, data);
|
trace_loongarch_pch_pic_high_writew(size, addr, data);
|
||||||
|
|
||||||
switch (addr) {
|
switch (addr) {
|
||||||
case PCH_PIC_INT_STATUS:
|
|
||||||
s->intisr = get_writew_val(s->intisr, data, 0);
|
|
||||||
break;
|
|
||||||
case PCH_PIC_INT_STATUS + 4:
|
|
||||||
s->intisr = get_writew_val(s->intisr, data, 1);
|
|
||||||
break;
|
|
||||||
case PCH_PIC_INT_POL:
|
case PCH_PIC_INT_POL:
|
||||||
s->int_polarity = get_writew_val(s->int_polarity, data, 0);
|
s->int_polarity = get_writew_val(s->int_polarity, data, 0);
|
||||||
break;
|
break;
|
||||||
|
Loading…
Reference in New Issue
Block a user