mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2025-08-19 09:15:21 +00:00
2401dc4dcd
Add support to enable Memory Controller (MC) and External Memory Controller (EMC) drivers for Tegra264. The nodes for MC and EMC are mostly the same as Tegra234 but differ in number of channels and interrupt numbers. The patch also adds the bandwidth manager definitions required for Tegra264 and uses them to populate the memory client table. All of these are needed to properly enable memory interconnect (ICC) support. Signed-off-by: Sumit Gupta <sumitg@nvidia.com> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20250709222147.3758356-3-thierry.reding@gmail.com Signed-off-by: Thierry Reding <treding@nvidia.com>
51 lines
1.6 KiB
C
51 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/* Copyright (C) 2025 NVIDIA CORPORATION. All rights reserved. */
|
|
|
|
#ifndef MEMORY_TEGRA_TEGRA264_BWMGR_H
|
|
#define MEMORY_TEGRA_TEGRA264_BWMGR_H
|
|
|
|
#define TEGRA264_BWMGR_ICC_PRIMARY 1
|
|
#define TEGRA264_BWMGR_DEBUG 2
|
|
#define TEGRA264_BWMGR_CPU_CLUSTER0 3
|
|
#define TEGRA264_BWMGR_CPU_CLUSTER1 4
|
|
#define TEGRA264_BWMGR_CPU_CLUSTER2 5
|
|
#define TEGRA264_BWMGR_CPU_CLUSTER3 6
|
|
#define TEGRA264_BWMGR_CPU_CLUSTER4 7
|
|
#define TEGRA264_BWMGR_CPU_CLUSTER5 8
|
|
#define TEGRA264_BWMGR_CPU_CLUSTER6 9
|
|
#define TEGRA264_BWMGR_CACTMON 10
|
|
#define TEGRA264_BWMGR_DISPLAY 11
|
|
#define TEGRA264_BWMGR_VI 12
|
|
#define TEGRA264_BWMGR_APE 13
|
|
#define TEGRA264_BWMGR_VIFAL 14
|
|
#define TEGRA264_BWMGR_GPU 15
|
|
#define TEGRA264_BWMGR_EQOS 16
|
|
#define TEGRA264_BWMGR_PCIE_0 17
|
|
#define TEGRA264_BWMGR_PCIE_1 18
|
|
#define TEGRA264_BWMGR_PCIE_2 19
|
|
#define TEGRA264_BWMGR_PCIE_3 20
|
|
#define TEGRA264_BWMGR_PCIE_4 21
|
|
#define TEGRA264_BWMGR_PCIE_5 22
|
|
#define TEGRA264_BWMGR_SDMMC_1 23
|
|
#define TEGRA264_BWMGR_SDMMC_2 24
|
|
#define TEGRA264_BWMGR_NVDEC 25
|
|
#define TEGRA264_BWMGR_NVENC 26
|
|
#define TEGRA264_BWMGR_NVJPG_0 27
|
|
#define TEGRA264_BWMGR_NVJPG_1 28
|
|
#define TEGRA264_BWMGR_OFAA 29
|
|
#define TEGRA264_BWMGR_XUSB_HOST 30
|
|
#define TEGRA264_BWMGR_XUSB_DEV 31
|
|
#define TEGRA264_BWMGR_TSEC 32
|
|
#define TEGRA264_BWMGR_VIC 33
|
|
#define TEGRA264_BWMGR_APEDMA 34
|
|
#define TEGRA264_BWMGR_SE 35
|
|
#define TEGRA264_BWMGR_ISP 36
|
|
#define TEGRA264_BWMGR_HDA 37
|
|
#define TEGRA264_BWMGR_VI2FAL 38
|
|
#define TEGRA264_BWMGR_VI2 39
|
|
#define TEGRA264_BWMGR_RCE 40
|
|
#define TEGRA264_BWMGR_PVA 41
|
|
#define TEGRA264_BWMGR_NVPMODEL 42
|
|
|
|
#endif
|