mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2025-08-27 10:34:13 +00:00
77fa16c8f8
Wa_15015404425 only needs to be applied on PTL platforms with an A step compute die. There is no way to map PCI revid to the compute die stepping. The easiest way to figure out compute die stepping our end is to map the media IP's stepping to the compute die. For PTL, compute die has an A stepping if and only if the media IP's stepping is also A-step (This relationship is determined on a per platform basis and just happens to be this way on PTL). In addition this workaround is a chicken-and-egg problem. Wa_15015404425 requires that all register reads be preceded by four dummy MMIO writes (including during early driver init and even pre-OS firmware). The driver needs to perform some MMIO reads during init which include the GMD_ID register that contains the Media IPs stepping. To handle this in the safest manner assume the workaround applies to all of PTL during driver probe and deactivate the workaround after. The overall solution becomes a set of two workarounds: * 15015404425 - a Device OOB workaround that's always active for PTL * 15015404425_disable - a GT OOB workaround that applies to PTL platfroms with a B0 or later stepping The first of these workarounds issues dummy MMIO writes we do when reading registers. The second guards logic that disables the first once we have the necessary information later in the probe process. v2: rename SoC to device, avoid null pointer dereference, update commit message. v3: rebase v5: move disable check into xe_device_probe to avoid linking in xe_wa into xe_pci, reword commit message v6: squash extension and b0 support into 1 patch Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com> Signed-off-by: Matt Atwood <matthew.s.atwood@intel.com> Link: https://lore.kernel.org/r/20250709221605.172516-7-matthew.s.atwood@intel.com Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
54 lines
1.6 KiB
C
54 lines
1.6 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2022 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _XE_WA_
|
|
#define _XE_WA_
|
|
|
|
#include "xe_assert.h"
|
|
|
|
struct drm_printer;
|
|
struct xe_gt;
|
|
struct xe_hw_engine;
|
|
struct xe_tile;
|
|
|
|
int xe_wa_device_init(struct xe_device *xe);
|
|
int xe_wa_init(struct xe_gt *gt);
|
|
void xe_wa_process_device_oob(struct xe_device *xe);
|
|
void xe_wa_process_oob(struct xe_gt *gt);
|
|
void xe_wa_process_gt(struct xe_gt *gt);
|
|
void xe_wa_process_engine(struct xe_hw_engine *hwe);
|
|
void xe_wa_process_lrc(struct xe_hw_engine *hwe);
|
|
void xe_wa_apply_tile_workarounds(struct xe_tile *tile);
|
|
void xe_wa_device_dump(struct xe_device *xe, struct drm_printer *p);
|
|
void xe_wa_dump(struct xe_gt *gt, struct drm_printer *p);
|
|
|
|
/**
|
|
* XE_WA - Out-of-band workarounds, to be queried and called as needed.
|
|
* @gt__: gt instance
|
|
* @id__: XE_OOB_<id__>, as generated by build system in generated/xe_wa_oob.h
|
|
*/
|
|
#define XE_WA(gt__, id__) ({ \
|
|
xe_gt_assert(gt__, (gt__)->wa_active.oob_initialized); \
|
|
test_bit(XE_WA_OOB_ ## id__, (gt__)->wa_active.oob); \
|
|
})
|
|
|
|
/**
|
|
* XE_DEVICE_WA - Out-of-band Device workarounds, to be queried and called
|
|
* as needed.
|
|
* @xe__: xe_device
|
|
* @id__: XE_DEVICE_WA_OOB_<id__>, as generated by build system in generated/xe_device_wa_oob.h
|
|
*/
|
|
#define XE_DEVICE_WA(xe__, id__) ({ \
|
|
xe_assert(xe__, (xe__)->wa_active.oob_initialized); \
|
|
test_bit(XE_DEVICE_WA_OOB_ ## id__, (xe__)->wa_active.oob); \
|
|
})
|
|
|
|
#define XE_DEVICE_WA_DISABLE(xe__, id__) ({ \
|
|
xe_assert(xe__, (xe__)->wa_active.oob_initialized); \
|
|
clear_bit(XE_DEVICE_WA_OOB_ ## id__, (xe__)->wa_active.oob); \
|
|
})
|
|
|
|
#endif
|