linux/drivers/gpu/drm/renesas/rz-du/rzg2l_du_encoder.h
Biju Das 768e9e61b3
drm: renesas: Add RZ/G2L DU Support
The LCD controller is composed of Frame Compression Processor (FCPVD),
Video Signal Processor (VSPD), and Display Unit (DU).

It has DPI/DSI interfaces and supports a maximum resolution of 1080p
along with 2 RPFs to support the blending of two picture layers and
raster operations (ROPs).

The DU module is connected to VSPD. Add RZ/G2L DU support for RZ/G2L
alike SoCs.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Link: https://lore.kernel.org/r/20240218164840.57662-4-biju.das.jz@bp.renesas.com
Signed-off-by: Maxime Ripard <mripard@kernel.org>
2024-02-21 17:21:21 +01:00

33 lines
708 B
C

/* SPDX-License-Identifier: GPL-2.0+ */
/*
* RZ/G2L Display Unit Encoder
*
* Copyright (C) 2023 Renesas Electronics Corporation
*
* Based on rcar_du_encoder.h
*/
#ifndef __RZG2L_DU_ENCODER_H__
#define __RZG2L_DU_ENCODER_H__
#include <drm/drm_encoder.h>
#include <linux/container_of.h>
struct rzg2l_du_device;
struct rzg2l_du_encoder {
struct drm_encoder base;
enum rzg2l_du_output output;
};
static inline struct rzg2l_du_encoder *to_rzg2l_encoder(struct drm_encoder *e)
{
return container_of(e, struct rzg2l_du_encoder, base);
}
int rzg2l_du_encoder_init(struct rzg2l_du_device *rcdu,
enum rzg2l_du_output output,
struct device_node *enc_node);
#endif /* __RZG2L_DU_ENCODER_H__ */